FXLS8964AF datasheet(38/98 Pages) NXP

38 / 98 page

NXP Semiconductors

FXLS8964AF

3-Axis Low-g Accelerometer

FXLS8964AF

All information provided in this document is subject to legal disclaimers.

Objective data sheet

Rev. 2 — 30 October 2020

38 / 98

Field

Description

SRC_SDCD_OT

SDCD outside of thresholds condition event flag (copy of

SDCD_INT_SRC1[OT_EA] flag)

0: No SDCD outside of thresholds event has been detected (

SDCD_INT_SRC1[OT_EA] = 0).

1: An SDCD outside of thresholds event has been detected (

SDCD_INT_SRC1[OT_EA] = 1). The

SRC_SDCD_OT event flag is cleared by reading the

SDCD_INT_SRC1 register when SDCD_

CONFIG1[OT_ELE] = 1, otherwise this flag is cleared automatically by the function when the event

condition becomes false.

SRC_SDCD_WT

SDCD within thresholds condition event flag (copy of

SDCD_INT_SRC2[WT_EA] flag)

0: No SDCD within thresholds event has been detected (

SDCD_INT_SRC2[WT_EA] = 0).

1: An SDCD within thresholds event has been detected (

SDCD_INT_SRC2[WT_EA] = 1). The

SRC_SDCD_WT event flag is cleared by reading the

SDCD_INT_SRC2 register when SDCD_

CONFIG1[WT_ELE] = 1, otherwise this flag is cleared automatically by the function when the event

condition becomes false.

SRC_ORIENT

Orientation change event flag

The SRC_ORIENT flag is asserted whenever the

ORIENT_STATUS[NEW_ORIENT] bit is asserted

and a change in orientation has been detected.

Reading the

ORIENT_STATUS register clears this event flag.

0: An orientation change event has not occurred

1: An orientation change event has occurred.

SRC_ASLP

Auto-WAKE/SLEEP event status flag

0: A WAKE-to-SLEEP or SLEEP-to-WAKE system operating mode transition has not occurred.

1: A WAKE-to-SLEEP or a SLEEP-to-WAKE system operating mode transition has occurred.

Reading the

SYS_MODE register allows the host processor to determine if the transition direction

was from WAKE-to-SLEEP or SLEEP-to-WAKE:

• A WAKE-to-SLEEP transition is observed when no configured interrupt event occurs for a time

period (number of ODR periods) that equals the user-specified inactivity time limit programmed in

the

ASLP_COUNT_LSB and ASLP_COUNT_MSB registers. This causes the system to transition

to the user-specified SLEEP power mode (

SENS_CONFIG2[sleep_pm]) and ODR (or decimation

and idle time settings when Flexible Performance mode is selected).

• A SLEEP-to-WAKE transition occurs when a configured interrupt event flag becomes active.

This causes the system to transition to the user-specified WAKE power mode (

SENS_

CONFIG2[wake_pm]) and ODR (or decimation and idle time settings when Flexible Performance

mode is selected).

Notes:

• The SRC_ASLP event flag is cleared by reading the SYS_MODE register.

• The SRC_ASLP event flag is enabled when ASLP_COUNT ≥ 1 which also enables the Auto-

WAKE/SLEEP function. The SRC_ASLP flag is only operational when

INT_EN[ALSP_EN] = 1.

FXLS8964AF Datasheet(PDF) 38 Page - NXP Semiconductors

FXLS8964AF Datasheet(HTML) 38 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98

Datasheet Download

Link URL