Electronic Components Datasheet Search
  English  ▼

X  

Preview PDF HTML

FXLS8964AF Datasheet(PDF) 60 Page - NXP Semiconductors

Part # FXLS8964AF
Description  3-Axis Low-g Accelerometer
PDF  98 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NXP [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo NXP - NXP Semiconductors

FXLS8964AF Datasheet(HTML) 60 Page - NXP Semiconductors

Back Button FXLS8964AF Datasheet HTML 56Page - NXP Semiconductors FXLS8964AF Datasheet HTML 57Page - NXP Semiconductors FXLS8964AF Datasheet HTML 58Page - NXP Semiconductors FXLS8964AF Datasheet HTML 59Page - NXP Semiconductors FXLS8964AF Datasheet HTML 60Page - NXP Semiconductors FXLS8964AF Datasheet HTML 61Page - NXP Semiconductors FXLS8964AF Datasheet HTML 62Page - NXP Semiconductors FXLS8964AF Datasheet HTML 63Page - NXP Semiconductors FXLS8964AF Datasheet HTML 64Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 60 / 98 page
background image
NXP Semiconductors
FXLS8964AF
3-Axis Low-g Accelerometer
FXLS8964AF
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2020. All rights reserved.
Objective data sheet
Rev. 2 — 30 October 2020
60 / 98
BUF_CONFIG2. The same functions used to enter SLEEP are also used to exit this
mode when activity is detected with the exception of the SRC_BUF event flag, which can
only be used to prevent/delay a transition from WAKE to SLEEP if the host system is
reading data from the buffer (and clearing SRC_BUF). A transition from SLEEP to WAKE
mode occurs as soon as one of the enabled detection events becomes active. Refer to
Table 69 for the corresponding Interrupt event sources.
Table 64. ASLP_COUNT_LSB register (address 1Eh) bit allocation
Bit
7
6
5
4
3
2
1
0
Name
ASLP_COUNT[7:0]
Reset
0
0
0
0
0
0
0
0
Access
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
Table 65. ASLP_COUNT_LSB register (address 1Eh) bit description
Field
Description
7:0
ASLP_COUNT [7:0]
LSB of the 12-bit unsigned count value used for inactivity detection. The counter period is
determined by the selected WAKE mode ODR.
Table 66. ASLP_COUNT_MSB register (address 1Fh) bit allocation
Bit
7
6
5
4
3
2
1
0
Name
—
—
—
—
ASLP_COUNT[11:8]
Reset
0
0
0
0
0
0
0
0
Access
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
Table 67. ASLP_COUNT_MSB register (address 1Fh) bit description
Field
Description
3:0
ASLP_COUNT [11:8]
MSB (nibble) of the 12-bit unsigned count value used for inactivity detection. The counter period is
determined by the selected WAKE mode ODR.
Table 68. ASLP_COUNT timer period
WAKE mode ODR (Hz)
WAKE mode
ODR Period (ms)
ASLP_COUNT Period (ms)
Max Inactivity Time (s)
3200
0.3125
0.3125
1.28
1600
0.625
0.625
2.56
800
1.25
1.25
5.12
400
2.5
2.5
10.24
200
5
5
20.48
100
10
10
40.96
50
20
20
81.92



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com