Electronic Components Datasheet Search
  English  ▼

X  

FXLS8964AF Datasheet(PDF) 96 Page - NXP Semiconductors

Part # FXLS8964AF
Description  3-Axis Low-g Accelerometer
PDF  98 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NXP [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo NXP - NXP Semiconductors

FXLS8964AF Datasheet(HTML) 96 Page - NXP Semiconductors

Back Button FXLS8964AF Datasheet HTML 90Page - NXP Semiconductors FXLS8964AF Datasheet HTML 91Page - NXP Semiconductors FXLS8964AF Datasheet HTML 92Page - NXP Semiconductors FXLS8964AF Datasheet HTML 93Page - NXP Semiconductors FXLS8964AF Datasheet HTML 94Page - NXP Semiconductors FXLS8964AF Datasheet HTML 95Page - NXP Semiconductors FXLS8964AF Datasheet HTML 96Page - NXP Semiconductors FXLS8964AF Datasheet HTML 97Page - NXP Semiconductors FXLS8964AF Datasheet HTML 98Page - NXP Semiconductors  
Zoom Inzoom in Zoom Outzoom out
 96 / 98 page
background image
NXP Semiconductors
FXLS8964AF
3-Axis Low-g Accelerometer
FXLS8964AF
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2020. All rights reserved.
Objective data sheet
Rev. 2 — 30 October 2020
96 / 98
Tab. 115. SELF_TEST_CONFIG1 register (address
37h) bit allocation ............................................83
Tab. 116. SELF_TEST_CONFIG1 register (address
37h) bit description ..........................................83
Tab. 117. SELF_TEST_CONFIG2 register (address
38h) bit allocation ............................................83
Tab. 118. SELF_TEST_CONFIG2 register (address
38h) bit description ..........................................84
Tab. 119. Self-Test measurement phase decimation
settings ............................................................ 84
Tab. 120. Revision history ...............................................91
Figures
Fig. 1.
Block Diagram ...................................................3
Fig. 2.
Pin connection diagram .....................................4
Fig. 3.
Typical Application Circuit #1 – I2C mode .........5
Fig. 4.
Typical Application Circuit #2 – SPI 4-wire
mode ................................................................. 6
Fig. 5.
Typical Application Circuit #3 – SPI 3-
wire mode (software enabled; SENS_
CONFIG1[SPI_M] = 1) ...................................... 6
Fig. 6.
Typical Application Circuit #4 – SPI 3-wire
mode (hardwired; SENS_CONFIG1[SPI_M]
= X) ................................................................... 6
Fig. 7.
Typical Application Circuit #5 – Motion
detection mode (no serial interface) ..................7
Fig. 8.
Typical Application Circuit #6 - Motion
detection mode (with SPI 3-wire interface,
software enabled) ..............................................7
Fig. 9.
Sensitive axes orientation and output
response to ±1 g (gravity) stimulus ................... 8
Fig. 10.
I2C slave timing diagram for Standard-
mode, Fast-mode and Fast-mode Plus ........... 17
Fig. 11.
I2C Data Sequence Diagrams ........................ 20
Fig. 12.
SPI single byte write protocol diagram (3- or
4-wire mode), R/W = 0 ....................................21
Fig. 13.
SPI multiple byte write protocol diagram (3-
or 4-wire mode), R/W = 0 ............................... 21
Fig. 14.
SPI single byte read protocol diagram (4-
wire mode), R/W = 1 .......................................22
Fig. 15.
SPI multiple byte read protocol diagram (4-
wire mode), R/W = 1 .......................................22
Fig. 16.
SPI single byte read protocol diagram (3-
wire mode) ...................................................... 23
Fig. 17.
SPI multiple byte read protocol diagram (3-
wire mode) ...................................................... 23
Fig. 18.
SPI timing diagram (4-wire mode) ...................24
Fig. 19.
SPI timing diagram (3-wire mode) ...................25
Fig. 20.
Operating modes transition diagram ............... 28
Fig. 21.
BOOT2 sequence and One-wire motion-
detection protocol diagram (BT_MODE =
VDD) ................................................................31
Fig. 22.
BOOT1 sequence (BT_MODE = GND) ...........32
Fig. 23.
SDCD Function Block Diagram .......................74
Fig. 24.
SDCD REF_UPD timing diagram ....................80
Fig. 25.
PCB footprint guidelines ..................................86
Fig. 26.
FXLS8964AF package outline .........................87
Fig. 27.
FXLS8964AF package outline detail ............... 88
Fig. 28.
FXLS8964AF package outline notes ...............89
Fig. 29.
Bottom and leaded view dimensions ...............90



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com