Electronic Components Datasheet Search
  English  ▼

X  

Preview PDF HTML

FXLS8964AF Datasheet(PDF) 65 Page - NXP Semiconductors

Part # FXLS8964AF
Description  3-Axis Low-g Accelerometer
PDF  98 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NXP [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo NXP - NXP Semiconductors

FXLS8964AF Datasheet(HTML) 65 Page - NXP Semiconductors

Back Button FXLS8964AF Datasheet HTML 61Page - NXP Semiconductors FXLS8964AF Datasheet HTML 62Page - NXP Semiconductors FXLS8964AF Datasheet HTML 63Page - NXP Semiconductors FXLS8964AF Datasheet HTML 64Page - NXP Semiconductors FXLS8964AF Datasheet HTML 65Page - NXP Semiconductors FXLS8964AF Datasheet HTML 66Page - NXP Semiconductors FXLS8964AF Datasheet HTML 67Page - NXP Semiconductors FXLS8964AF Datasheet HTML 68Page - NXP Semiconductors FXLS8964AF Datasheet HTML 69Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 65 / 98 page
background image
NXP Semiconductors
FXLS8964AF
3-Axis Low-g Accelerometer
FXLS8964AF
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2020. All rights reserved.
Objective data sheet
Rev. 2 — 30 October 2020
65 / 98
Table 74. OFF_X register (addresses 22h) bit allocation
Bit
7
6
5
4
3
2
1
0
Name
OFF_X[7:0]
Reset
0
0
0
0
0
0
0
0
Access
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
Table 75. OFF_Y register (addresses 23h) bit allocation
Bit
7
6
5
4
3
2
1
0
Name
OFF_Y[7:0]
Reset
0
0
0
0
0
0
0
0
Access
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
Table 76. OFF_Z register (addresses 24h) bit allocation
Bit
7
6
5
4
3
2
1
0
Name
OFF_Z[7:0]
Reset
0
0
0
0
0
0
0
0
Access
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
13.24 BUF_CONFIG1 register (address 26h)
The BUF_CONFIG1 register controls the output buffer read order, data collection mode
and trigger event sources.
Table 77. BUF_CONFIG1 register (address 26h) bit allocation
Bit
7
6
5
4
3
2
1
0
Name
BUF_TYPE
BUF_MODE[1:0]
BUF_GATE
TRIG_
SDCD_WT
TRIG_
SDCD_OT
—
TRIG_
ORIENT
Reset
0
0
0
0
0
0
0
0
Access
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
Table 78. BUF_CONFIG1 register (address 26h) bit description
Field
Description
BUF_TYPE
Buffer data read out order:
0: First In First Out (FIFO). Default
In FIFO mode, the oldest sample data is read out first, followed by the more recent
sample data.
1: First In Last Out (LIFO).
In LIFO mode, the newest data sample is read out first, followed by the older sample data.
Note: It is not possible to change the buffer operating mode without first clearing the
SENS_CONFIG1[ACTIVE] and SENS_CONFIG4[INT2_FUNC] bits.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com