VR4102 datasheet(361/701 Pages) NEC

361 / 701 page

361

CHAPTER 18 GIU (GENERAL PURPOSE I/O UNIT)

This chapter describes the GIU’s operations and register settings.

18.1 GENERAL

The GIU controls GPIO and DCD# pins. GPIO pins are ports that support output functions and input functions

(including three types of interrupt trigger detection functions). The interrupts occur in response to an input signal

change (rising edge or falling edge of signal), low level, or high level.

The clocks and input buffer types used for interrupt detection at a GPIO pin are listed below.

When not used for an interrupt, the registers corresponding to these pins can be written to output a low-level or

high-level signal.

Each register can be read to check the state of the signal currently being input to the corresponding pin.

Table 18-1. GPIO Pin Functions

Interrupt detection clock

(internal)

Input buffer type

Output clock

(internal)

GPIO[49..32]

TClock

GPIO[31..16]

TClock

Normal

TClock

GPIO[15](DCD#)

MasterOut

Normal

GPIO[14..9]

MasterOut

Normal

MasterOut

GPIO[8..5]

TClock

Normal

MasterOut

GPIO[4]

TClock

Schmitt

TClock

GPIO[3..0]

RTC

Schmitt

RTC

Cautions The function of GPIO[15] is fixed as DCD# input signal. This pin cannot

be used as a general-purpose input/output pin.

VR4102 Datasheet(PDF) 361 Page - NEC

VR4102 Datasheet(HTML) 361 Page - NEC

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL