| Electronic Components Datasheet Search |
|
VR4102 Datasheet(PDF) 663 Page - NEC |
|
|
|||||||||||||||||||||||||||||
VR4102 Datasheet(HTML) 663 Page - NEC |
|
663 / 701 page ![]() CHAPTER 27 CPU INSTRUCTION SET DETAILS 663 TLBR Read Indexed TLB Entry TLBR 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 COP0 0 1 0 0 0 0 TLBR 0 0 0 0 0 1 31 26 25 6 5 0 619 6 CO 1 1 24 Format: TLBR Description: The G bit (which controls ASID matching) read from the TLB is written into both of the EntryLo0 and EntryLo1 registers. The EntryHi and EntryLo registers are loaded with the contents of the TLB entry pointed at by the contents of the TLB Index register. The operation is invalid (and the results are unspecified) if the contents of the TLB Index register are greater than the number of TLB entries in the processor. Operation: 32 T: PageMask <- TLB [Index5...0]127...96 EntryHi <- TLB [Index5...0]95...64 and not TLB [Index5...0]127...96 EntryLo1 <- TLB [Index5...0]63...33 || TLB [Index5...0]76 EntryLo0 <- TLB [Index5...0]31...1 || TLB [Index5...0]76 64 T: PageMask <- TLB [Index5...0]255...192 EntryHi <- TLB [Index5...0]191...128 and not TLB [Index5...0]255...192 EntryLo1 <- TLB [Index5...0]127...65 || TLB [Index5...0]140 EntryLo0 <- TLB [Index5...0]63...1 || TLB [Index5...0]140 Exceptions: Coprocessor unusable exception |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |