VR4102 datasheet(141/701 Pages) NEC

141 / 701 page

CHAPTER 5 MEMORY MANAGEMENT SYSTEM

141

5.4 SYSTEM CONTROL COPROCESSOR

The System Control Coprocessor (CP0) is implemented as an integral part of the CPU, and supports memory

management, address translation, exception handling, and other privileged operations. CP0 contains the registers

shown in Figure 5-9 plus a 32-entry TLB. The sections that follow describe how the processor uses each of the

memory management-related registers.

Remark

Each CP0 register has a unique number that identifies it; this number is referred to as the register

number. See Chapter 1 for details. Also see Chapter 6 for the CP0 functions and the relationships

between exception processing and registers.

Figure 5-9. CP0 Registers and the TLB

Remark

TLB

(Safe entries)

(See Random register for the

TLB Wired boundary.)

127/255

EntryHi

10*

EntryLo0

Index

Context

BadVAddr

Compare

11*

Count

Random

EntryLo1

PageMask

Status

12*

Cause

13*

WatchLo

18*

EPC

14*

Wired

PRId

15*

WatchHi

19*

XContext

20*

ErrorEPC

30*

Cache Error

27*

Parity Error

26*

LLAddr

17*

TagLo

28*

TagHi

29*

Config

16*

*: Register number

Used for memory management

Used for exception processing

Caution

When accessing the CP0 register, some instructions require consideration of the interval time

until the next instruction is executed, because it takes a while from when the contents of the

CP0 register change to when this change is reflected on the CPU operation. This time lag is

called CP0 hazard. For details, see Chapter 28.

VR4102 Datasheet(PDF) 141 Page - NEC

VR4102 Datasheet(HTML) 141 Page - NEC

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL