| Electronic Components Datasheet Search |
|
MCP3565R Datasheet(PDF) 43 Page - Microchip Technology |
|
|
|||||||||||||||||||||||||||||
MCP3565R Datasheet(HTML) 43 Page - Microchip Technology |
|
43 / 108 page ![]() 2020-2021 Microchip Technology Inc. DS20006401C-page 43 MCP3565R Since the converter is effectively doing two conversions when the AZ_MUX bit is enabled, the conversion time is equal to 2 * TCONV in this mode. As described in Section 5.1.3 “ADC Offset Cancellation Algorithm”, this selection is not compatible with the Continuous Conversion mode; therefore, the output data rate is equal to 1/(2 * TCONV) in this mode. Table 5-6 summarizes the possible filter settings and their associated Conversion Time, TCONV, as well as their output data rate (DRCLK) in Continuous mode. When OSR is larger than 20480 for typical master clock frequency, MCLK = 4.9152 MHz, the device includes an additional 50/60 Hz rejection by aligning decimation filter notches with a multiple of 50/60 Hz depending on the OSR setting. The rejection band strongly depends on the master clock accuracy and corresponds to a first-order decimation filter rejection rate. The high OSR settings can be used for applications requiring very low noise and slow data rates. Figure 5-6 shows the frequency response of the decimation filter with default settings. Figure 5-7 represents the frequency response of the filter with the highest OSR settings and a line rejection at 60 Hz. TABLE 5-6: OVERSAMPLING RATIO AND SINC FILTER RELATIONSHIP OSR[3:0] OSR3 OSR1 Total OSR ADC Resolution in Bits (No Missing Codes) Conversion Time (TCONV) Data Rate in Continuous Conversion Mode Data Rate (Hz) with MCLK = 4.9152 MHz Fastest Data Rate (Hz) with MCLK = 19.6608 MHz 0 0 0 0 32 1 32 16 96/DMCLK 38400 153600 0 0 0 1 64 1 64 19 192/DMCLK 19200 76800 0 0 1 0 128 1 128 22 384/DMCLK 9600 38400 0 0 1 1 256 1 256 24 768/DMCLK 4800 19200 0 1 0 0 512 1 512 24 1536/DMCLK 2400 9600 0 1 0 1 512 2 1024 24 2048/DMCLK 1200 4800 0 1 1 0 512 4 2048 24 3072/DMCLK 600 2400 0 1 1 1 512 8 4096 24 5120/DMCLK 300 1200 1 0 0 0 512 16 8192 24 9216/DMCLK 150 600 1 0 0 1 512 32 16384 24 17408/DMCLK 75 300 1 0 1 0 512 40 20480 24 21504/DMCLK 60 240 1 0 1 1 512 48 24576 24 25600/DMCLK 50 200 1 1 0 0 512 80 40960 24 41984/DMCLK 30 120 1 1 0 1 512 96 49152 24 50176/DMCLK 25 100 1 1 1 0 512 160 81920 24 82944/DMCLK 15 60 1 1 1 1 512 192 98304 24 99328/DMCLK 12.5 50 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |