Electronic Components Datasheet Search
  English  ▼

X  

Preview PDF HTML

SLG47503 Datasheet(PDF) 84 Page - Dialog Semiconductor

Part # SLG47503
Description  Low Voltage GreenPAK Programmable Mixed-Signal Matrix
PDF  191 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  DIALOG [Dialog Semiconductor]
Direct Link  http://www.dialog-semiconductor.com/
Logo DIALOG - Dialog Semiconductor

SLG47503 Datasheet(HTML) 84 Page - Dialog Semiconductor

Back Button SLG47503 Datasheet HTML 80Page - Dialog Semiconductor SLG47503 Datasheet HTML 81Page - Dialog Semiconductor SLG47503 Datasheet HTML 82Page - Dialog Semiconductor SLG47503 Datasheet HTML 83Page - Dialog Semiconductor SLG47503 Datasheet HTML 84Page - Dialog Semiconductor SLG47503 Datasheet HTML 85Page - Dialog Semiconductor SLG47503 Datasheet HTML 86Page - Dialog Semiconductor SLG47503 Datasheet HTML 87Page - Dialog Semiconductor SLG47503 Datasheet HTML 88Page - Dialog Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 84 / 191 page
background image
Datasheet
16-Jul-2021
CFR0011-120-00
Revision 2.0
84 of 191
© 2021 Dialog Semiconductor
SLG47502/03
Low Voltage GreenPAK Programmable
Mixed-Signal Matrix
Preliminary
8.5 WAKE AND SLEEP CONTROLLER
SLG47502/03 has a Wake and Sleep function for all ACMPs. The macrocell CNT/DLY0 can be reconfigured for this purpose
registers [953:952] = 11 and register [948] = 1. The WS serves for power saving, it allows to switch on and off selected ACMPs
on selected bit of 16-bit counter.
Note 1: BG/Analog_Good time is long and should be considered in wake and sleep timing in case it dynamically powers on/off.
Note 2: Wake time should be long enough to make sure ACMP and Vref have enough time to get a sample before going to sleep.
Figure 66: Freq. Detector/FSM Mode, Rising Edge, OSC is Forced On, DFFs Synced Up, UP = 0, CNT Data = 3
Figure 67: Delayed Edge Detector/FSM Mode, Rising Edge, OSC is Forced On, DFFs Synced Up, UP = 0, CNT Data = 3
Delay In
Clk
3
Q
2
3
2
Keep
Internal Counter
2
Less than
3 clk
between
2 rising edges
3
1
3
Two extra clocks
Two extra clocks
Delay In
Clk
3
Q
Keep
Internal Counter
1
3
2
2
1
3
Two extra clocks
Two extra clocks
Time less than CNT Data
doesn’t cause any change



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com