Electronic Components Datasheet Search
  English  ▼

X  

VT6508 Datasheet(PDF) 38 Page - List of Unclassifed Manufacturers

Part # VT6508
Description  8 RMII PORTS OF 10/100BASE-T/TX ETHERNET SWITCH CONTROLLER
PDF  48 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ETC1 [List of Unclassifed Manufacturers]
Direct Link  
Logo ETC1 - List of Unclassifed Manufacturers

VT6508 Datasheet(HTML) 38 Page - List of Unclassifed Manufacturers

Back Button VT6508 Datasheet HTML 34Page - List of Unclassifed Manufacturers VT6508 Datasheet HTML 35Page - List of Unclassifed Manufacturers VT6508 Datasheet HTML 36Page - List of Unclassifed Manufacturers VT6508 Datasheet HTML 37Page - List of Unclassifed Manufacturers VT6508 Datasheet HTML 38Page - List of Unclassifed Manufacturers VT6508 Datasheet HTML 39Page - List of Unclassifed Manufacturers VT6508 Datasheet HTML 40Page - List of Unclassifed Manufacturers VT6508 Datasheet HTML 41Page - List of Unclassifed Manufacturers VT6508 Datasheet HTML 42Page - List of Unclassifed Manufacturers Next Button
Zoom Inzoom in Zoom Outzoom out
 38 / 48 page
background image
VIA Technologies, Inc.
Preliminary VT6508 Datasheet
-38-
02H
EEPROM device address
bit 7-4 : device type id (default as1010)
bit 3-1 : device id
bit 0 : r/w command
à
value 0: write; value 1: read
EEDEVADDR
[7:0]
R/W
03H
EEPROM status register
EESTS[0]: value 0: idle, 1: busy (r/w or auto-init
in progress)
EESTS[1]: value 1: r/w complete without error
(cleared by register read)
EESTS[2]: value 1: r/w ack error
EESTS[3]: value 0: no init error, 1: init err
EESTS
[3:0]
R/O
0600H CPU interface
00H
interrupt status/clear register
bit 0: PHY command complete interrupt
bit 1: EEPROM command interrupt
bit 2: PHY auto-polling link status change
notification
bit 3: EEPROM initialization complete interrupt
bit 4: interrupt indication for CPU IO port
receiving an incoming packet from some
Ethernet port, that is ready to be received
by CPU via IDE.
bit 5: interrupt indication for CPU IO port finishing
the transmission of an outgoing packet that
was sent by CPU via IDE.
bit 6: interrupt indication for re-autonegotiation
caused by port speed mismatch
Note that writing 1 to the corresponding register
bits will clear that interrupts.
IRQSTS
[5:0]
[6:0]
0
R/W
01H
interrupt mask register
bit 0: PHY command complete interrupt mask
bit 1: EEPROM command interrupt mask
bit 2: PHY auto-polling link status change
notification mask
bit 3: EEPROM initialization complete interrupt
mask
bit 4: interrupt mask for CPU IO port
receiving an incoming packet from some
Ethernet port, that is ready to be received
by CPU via IDE.
bit 5: interrupt mask for CPU IO port finishing
the transmission of an outgoing packet that
was sent by CPU via IDE.
bit 6: interrupt indication for re-autonegotiation
caused by port speed mismatch
Note: value 0 means “ masked” , value 1 means
“ not masked” . The default is “ masked” so that
software has to poll IRQSTS to check if there are
any pending interrupts.
IRQMASK
[5:0]
[6:0]
0
R/W



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com