Electronic Components Datasheet Search
  English  ▼

X  

VT6508 Datasheet(PDF) 41 Page - List of Unclassifed Manufacturers

Part # VT6508
Description  8 RMII PORTS OF 10/100BASE-T/TX ETHERNET SWITCH CONTROLLER
PDF  48 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ETC1 [List of Unclassifed Manufacturers]
Direct Link  
Logo ETC1 - List of Unclassifed Manufacturers

VT6508 Datasheet(HTML) 41 Page - List of Unclassifed Manufacturers

Back Button VT6508 Datasheet HTML 37Page - List of Unclassifed Manufacturers VT6508 Datasheet HTML 38Page - List of Unclassifed Manufacturers VT6508 Datasheet HTML 39Page - List of Unclassifed Manufacturers VT6508 Datasheet HTML 40Page - List of Unclassifed Manufacturers VT6508 Datasheet HTML 41Page - List of Unclassifed Manufacturers VT6508 Datasheet HTML 42Page - List of Unclassifed Manufacturers VT6508 Datasheet HTML 43Page - List of Unclassifed Manufacturers VT6508 Datasheet HTML 44Page - List of Unclassifed Manufacturers VT6508 Datasheet HTML 45Page - List of Unclassifed Manufacturers Next Button
Zoom Inzoom in Zoom Outzoom out
 41 / 48 page
background image
VIA Technologies, Inc.
Preliminary VT6508 Datasheet
-41-
02H
Backoff configuration
bit 0: CAP mode
à DEC’ s capture effect
(default: CAP=0)
bit 1: MBA mode
à HP’ s capture effect
(default: MBA=0)
bit 2: EEFAST mode
à drop the 2
nd collided
packet for testing purpose, accelerate the drop
event
(default: EEFAST=0)
bit 3: CRANDOM mode
à use another random
algorithm
(default: CRANDOM=0)
bit 4: OFSET
à parameter for backoff timer,
For OFSET=1, the TMAC will follow the 802.3
standard backoff algorithm. For OFSET=0, the
TMAC will select the backoff time for the 1
st and
2
nd collision as that of the 3rd collision, i.e. the
possible the backoff time for the 1
st and 2nd
collision is ranged from 0 to 7 in unit of slot time.
(default: OFSET=1)
For the number of excessive retries, please see
the strapping pin SD[52:51].
BOFFCFG
[4:0]
5’ b1000
0
R/W
03H
MAC media type configuration
bit 0: SPD_10M
à value 0: 100Mbps,
value 1: 10Mbps
bit 1: HALF_DPX
à 1: half duplex, 0: full duplex
bit 2: RCV_FC_DIS
à
1: disable receive flow control frame
0: enable receive flow control frame
bit 3: XMT_FC_DIS
à
1: disable send flow control frame for
full-duplex mode
0: enable send flow control frame
Note: this is configured automatically by auto-
polling control or CPU if auto-polling is
disabled to that port. There is no forced
mode if auto-polling is enabled to that port.
MACCFG
[3:0]
0
R/W
04H
IO port enable
bit 0: input port enable
0: input disabled, (drop incoming packets)
1: input enabled
bit 1: output port enable
0: output disabled (default)
1: output enabled
bit 2: output port dequeue hold
1: dequeue disabled
0: dequeue enabled (default)
Note that the broadcast domain is determined by
the CPUIO_CFG[1] and 9 bits of all Ethernet
ports’ IO_CFG[1]. If IO_CFG[1]==0, this
Ethernet port must be not within the broadcast
domain.
IO_CFG
[2:0]
0
R/W



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com