CS43198 datasheet(53/137 Pages) CIRRUS

53 / 137 page

DS1156F1

CS43198

4.12 Control Port Operation

For read operations, the contents of the register pointed to by the last received MAP address (plus however many

autoincrements have occurred if INCR was previously set) are output in the next byte. Fig. 4-30 shows a read pattern

following the write pattern in Fig. 4-29. Notice how read addresses are based on the MAP bytes from Fig. 4-29.

Figure 4-30. Control Port Timing, I2C Reads with Autoincrement (8-Bit Data Access)

To generate a read address not based on the last received MAP address, an aborted write operation can be used as a

preamble (see Fig. 4-31). Here, a write operation is aborted (after the ACK for the control byte) by sending a Stop

condition.

Figure 4-31. Control Port Timing, I2C Reads with Preamble and Autoincrement (8-Bit Data Access)

SCL

CHIP ADDRESS

(READ)

START

SDA

Source

Master

Pull-up

Slave

Pull-up

ACK

6 7 8

7 6 5 4 3 2 1 0

ACK

NACK

DATA

BYTE 1

DATA

BYTE N

Slave

STOP

MAP

ADDRESS

MAP

ADDRESS

+ (N–1 )

Addr = 01100

SCL

CHIP ADDRESS

(WRITE)

MAP BYTE

High (23:16)

START

STOP

ACK

SDA

Source

Master

Pull-up

Slave

Pull-up

ACK

Addr = 01100

6 7 8

17 18

7 6 5 4 3 2 1 0

ACK

MAP BYTE

Mid (15:8)

MAP BYTE

Low (7:0)

ACK

CONTROL

BYTE

7 6 5 4 3 2 1 0

37 38

Empty

26 27

39 40 41 42 43 44

DATA

BYTE 1

DATA

BYTE N

Master

Slave

START

7 6 5 4 3 2 1 0

ACK

NACK

STOP

Master

6 7 8

16 17

Slave

CHIP ADDRESS

(READ)

MAP

ADDRESS

MAP

ADDRESS

+ (N-1)

Addr = 01100

CS43198 Datasheet(PDF) 53 Page - Cirrus Logic

CS43198 Datasheet(HTML) 53 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL