Electronic Components Datasheet Search
  English  ▼

X  

AT25SL321 Datasheet(PDF) 22 Page - Renesas Technology Corp

Part # AT25SL321
Description  32-Mbit, 1.7 V Minimum SPI Serial Flash Memory with Dual I/O, Quad I/O, and QPI Support
PDF  82 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

AT25SL321 Datasheet(HTML) 22 Page - Renesas Technology Corp

Back Button AT25SL321 Datasheet HTML 18Page - Renesas Technology Corp AT25SL321 Datasheet HTML 19Page - Renesas Technology Corp AT25SL321 Datasheet HTML 20Page - Renesas Technology Corp AT25SL321 Datasheet HTML 21Page - Renesas Technology Corp AT25SL321 Datasheet HTML 22Page - Renesas Technology Corp AT25SL321 Datasheet HTML 23Page - Renesas Technology Corp AT25SL321 Datasheet HTML 24Page - Renesas Technology Corp AT25SL321 Datasheet HTML 25Page - Renesas Technology Corp AT25SL321 Datasheet HTML 26Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 22 / 82 page
background image
DS-AT25SL321-112 Rev. J
Page 22
Nov 1, 2022
© 2022 Renesas Electronics
AT25SL321 Datasheet
8.3
Write Enable for Volatile Status Register (50h)
This command provides additional flexibility to change the system configuration and memory protection schemes
quickly without waiting for the typical non-volatile bit write cycles or affecting the endurance of the Status Register
non-volatile bits. To write the volatile values into the Status Register bits, the Write Enable for Volatile Status
Register (50h) command must be issued prior to a Write Status Register (01h) command. Execution of the Write
Enable for Volatile Status Register command (Figure 5) does not set the Write Enable Latch (WEL) bit.
Once the Write Enable for Volatile Status Register command is executed, a Write Enable command can not have
been issued prior to setting Write Status Register command (01h or 31h). When the Write Enable for Volatile
Status Register (50h) is set in QPI Mode, the SUS bit (S15) and Reserved bits (S13, S12, S11 and S10) of the
Status Register-2 must be driven to high after a Write Status Register command (01h). Once a Read Status
Register (05h or 31h) is issued, the read values of SUS bit (S15) and Reserved bits (S13, S12, S11 and S10) of
the Status Register-2 are ignored.
Figure 5. Write Enable for Volatile Status Register Command for SPI Mode (left) and QPI Mode (right)
SCK
SCK
CS
1
0
234
6
5
High-Impedance
Command
50h
50h
Mode 3
Mode 0
Mode 3
Mode 0
Mode 3
Mode 0
Mode 3
Mode 0
CS
7
1
0
SI
SO
IO
0
IO
1
WP
IO
2
HOLD
IO
3



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com