PM3350-SW datasheet(38/224 Pages) PMC

38 / 224 page

ELAN 8X10

PM3350 ELAN 8 X10

DATA SHEET

PMC-970109

ISSUE 3

8 PORT ETHERNET SWITCH

PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA, INC., AND PMC-SIERRA, INC. CUSTOMERS ONLY

MADDR[19:0]

MRAS*

MCS[n]*

MRD*

MDATA[31:0]

ROW

COL1

COL2

COL3

COL4

tARD

tACD

tCP

tRAW

tCAW

DON'T CARE

UNDEFINED

tRDS

DRP / 12-96

MADDR[19:0]

MRAS*

MCS[n]*

MWR[3:0]*

MDATA[31:0]

ROW

COL1

COL2

COL3

MADDR[19:0]

MRAS*

MCS[n]*

MWR[3:0]*

MDATA[31:0]

ROW

COL1

COL2

Notes:

(1) Pin definitions shown above are for single CAS DRAM. Dual CAS DRAM is supported by selecting the

MDCAS bit in the memory configuration register. In this mode, the CAS signals are driven by

MWE*[3:0] and the RAS signals are driven by MCS*[3:0].

(2)

Asserting the MSLO bit in the memory configuration register extends the CAS low time to support 80

nS DRAM

MRD*

COL4

4-Word Burst Read

4-Word Burst Write

1-Word Read Followed by Write

tREC

tCPL

MCLK

tCKP

tARD

tACD

tCP

tRAW

tCAW

tCPL

tCKP

tWDS

tWDH

MCLK

tCKP

tARD

tACD

tCP

tRAW

tCAW

tCPL

tRDH

tWDS

tWDH

60 ns Single CAS EDO DRAM

PM3350-SW Datasheet(PDF) 38 Page - PMC-Sierra, Inc

PM3350-SW Datasheet(HTML) 38 Page - PMC-Sierra, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL