Electronic Components Datasheet Search
  English  ▼

X  

Preview PDF HTML

PM7347 Datasheet(PDF) 312 Page - PMC-Sierra, Inc

Part # PM7347
Description  SATURN USER NETWORK INTERFACE for J2/E3/T3
PDF  341 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  PMC [PMC-Sierra, Inc]
Direct Link  http://www.pmc-sierra.com
Logo PMC - PMC-Sierra, Inc

PM7347 Datasheet(HTML) 312 Page - PMC-Sierra, Inc

Back Button PM7347 Datasheet HTML 308Page - PMC-Sierra, Inc PM7347 Datasheet HTML 309Page - PMC-Sierra, Inc PM7347 Datasheet HTML 310Page - PMC-Sierra, Inc PM7347 Datasheet HTML 311Page - PMC-Sierra, Inc PM7347 Datasheet HTML 312Page - PMC-Sierra, Inc PM7347 Datasheet HTML 313Page - PMC-Sierra, Inc PM7347 Datasheet HTML 314Page - PMC-Sierra, Inc PM7347 Datasheet HTML 315Page - PMC-Sierra, Inc PM7347 Datasheet HTML 316Page - PMC-Sierra, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 312 / 341 page
background image
S/UNI®-JET Data Sheet
Released
Proprietary and Confidential to PMC-Sierra, Inc., and for its Customers’ Internal Use
312
Document ID: PMC-1990267, Issue 3
Figure 60 Framer Mode DS3 Receive Output Stream with RGAPCLK
RGAPCLK
RDATO
INFO 84
INFO 84
INFO 83
INFO 82
INFO 2
INFO 1
INFO 1
INFO 2
INFO 3
INFO 84
INFO 82
INFO 83
INFO 82
INFO 83
INFO 84
The Framer Mode DS3 Receive Output Stream diagrams (Figure 59 and Figure 60) show the
format of the outputs RDATO, RFPO/RMFPO, RSCLK (and RGAPCLK), and ROVRHD when
the FRMRONLY bit in the S/UNI-JET Configuration 1 Register is set. Figure 59 shows the data
streams when the S/UNI-JET is configured for the DS3 receive format. If the RXMFPO and
8KREFO register bits are logic zero, RFPO is valid and will pulse high for one RSCLK cycle on
first bit of each M-subframe with alignment to the RDATO data stream. If the RXMFPO register
bit is a logic one (as shown in Figure 59) and the 8KREFO register bit is logic zero, RMFPO is
valid and will pulse high on the X1 bit of the RDATO data output stream. ROVRHD will be high
for every overhead bit position on the RDATO data stream. As shown in Figure 60 the
RGAPCLK output is available in place of RSCLK when the RXGAPEN bit in the S/UNI-JET
Configuration 2 Register is set to logic one. RGAPCLK remains high during the overhead bit
positions and RDATO does not change.
Figure 61 Framer Mode G.751 E3 Transmit Input Stream
TDATI
bit 1536
0
TFPI/TMFPI
Nat
RAI
11
1
10
1
0
0
bit 1531
bit 1529
bit 1530
bit 1532 bit 1533
bit 1534 bit 1535
TFPO/TMFPO
0
bit13
TICLK
Figure 62 Framer Mode G.751 E3 Transmit Input Stream With TGAPCLK
TGAPCLK
TDATI
bit 1536
bit 1531
bit 1529
bit 1530
bit 1532
bit 1533
bit 1534
bit 1535
bit14
TICLK
bit13



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com