Electronic Components Datasheet Search
  English  ▼

X  

PM7347 Datasheet(PDF) 310 Page - PMC-Sierra, Inc

Part # PM7347
Description  SATURN USER NETWORK INTERFACE for J2/E3/T3
PDF  341 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  PMC [PMC-Sierra, Inc]
Direct Link  http://www.pmc-sierra.com
Logo PMC - PMC-Sierra, Inc

PM7347 Datasheet(HTML) 310 Page - PMC-Sierra, Inc

Back Button PM7347 Datasheet HTML 306Page - PMC-Sierra, Inc PM7347 Datasheet HTML 307Page - PMC-Sierra, Inc PM7347 Datasheet HTML 308Page - PMC-Sierra, Inc PM7347 Datasheet HTML 309Page - PMC-Sierra, Inc PM7347 Datasheet HTML 310Page - PMC-Sierra, Inc PM7347 Datasheet HTML 311Page - PMC-Sierra, Inc PM7347 Datasheet HTML 312Page - PMC-Sierra, Inc PM7347 Datasheet HTML 313Page - PMC-Sierra, Inc PM7347 Datasheet HTML 314Page - PMC-Sierra, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 310 / 341 page
background image
S/UNI®-JET Data Sheet
Released
Proprietary and Confidential to PMC-Sierra, Inc., and for its Customers’ Internal Use
310
Document ID: PMC-1990267, Issue 3
Figure 56 Transmit PLCP Overhead
TPOHFP
TPOHCLK
F1
octet
M1
octet
M2
octet
G1
octet
B1
octet
Z1
octet
Z2
octet
TPOHCLK
B
5
B
4
B
6
B
3
B
7
B
2
TPOH
B
1
B
8
B
8
B
1
TPOHFP
Don't Care
TPOHINS
F1 Octet
B1 Octet
The Transmit PLCP Overhead diagram (Figure 56) shows the insertion of the PLCP path
overhead bits using the TPOH input, along with overhead clock (TPOHCLK), and PLCP frame
position indicator (TPOHFP). The path overhead octets are shifted in order with the most
significant bit (bit 1) of each octet first. The number of growth octets (Zn) in the PLCP frame
varies according to the selected PLCP frame format (DS3, DS1, G.751 E3, or E1). The PLCP
frame position indicator (TPOHFP) is set high once per PLCP frame period, during bit 1 of the F1
octet, and indicates the transmit PLCP frame timing. TPOH and TPOHINS are sampled using the
rising edge of TPOHCLK. The bit presented on TPOH is only inserted into the path overhead if
TPOHINS is asserted during the bit in question, or if the appropriate bit is set in the SPLT Control
Register. The timing diagram above assumes that the SRCB1 bit in the SPLT Control Register is
programmed to logic zero, thereby selecting internal insertion of that octet.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com