Electronic Components Datasheet Search
  English  ▼

X  

PM7347 Datasheet(PDF) 114 Page - PMC-Sierra, Inc

Part # PM7347
Description  SATURN USER NETWORK INTERFACE for J2/E3/T3
PDF  341 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  PMC [PMC-Sierra, Inc]
Direct Link  http://www.pmc-sierra.com
Logo PMC - PMC-Sierra, Inc

PM7347 Datasheet(HTML) 114 Page - PMC-Sierra, Inc

Back Button PM7347 Datasheet HTML 110Page - PMC-Sierra, Inc PM7347 Datasheet HTML 111Page - PMC-Sierra, Inc PM7347 Datasheet HTML 112Page - PMC-Sierra, Inc PM7347 Datasheet HTML 113Page - PMC-Sierra, Inc PM7347 Datasheet HTML 114Page - PMC-Sierra, Inc PM7347 Datasheet HTML 115Page - PMC-Sierra, Inc PM7347 Datasheet HTML 116Page - PMC-Sierra, Inc PM7347 Datasheet HTML 117Page - PMC-Sierra, Inc PM7347 Datasheet HTML 118Page - PMC-Sierra, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 114 / 341 page
background image
S/UNI®-JET Data Sheet
Released
Proprietary and Confidential to PMC-Sierra, Inc., and for its Customers’ Internal Use
114
Document ID: PMC-1990267, Issue 3
Register 310H: Change of PMON Performance Meters
Bit
Type
Function
Default
Bit 7
Unused
X
Bit 6
Unused
X
Bit 5
R
LCVCH
X
Bit 4
R
FERRCH
X
Bit 3
R
EXZS
X
Bit 2
R
PERRCH
X
Bit 1
R
CPERRCH
X
Bit 0
R
FEBECH
X
FEBECH
The FEBECH bit is set to logic one if one or more FEBE events (or J2 EXZS events when the
J2 framing format is selected) have occurred during the latest PMON accumulation interval.
CPERRCH
The CPERRCH bit is set to logic one if one or more path parity error events have occurred
during the latest PMON accumulation interval.
PERRCH
The PERRCH bit is set to logic one if one or more parity error events (or J2 CRC-5 errors)
have occurred during the latest PMON accumulation interval.
EXZS
The EXZS bit is set to logic one if one or more summed LCV events in DS3 mode have
occurred during the latest PMON accumulation interval.
FERRCH
The FERRCH bit is set to logic one if one or more F-bit or M-bit error events have occurred
during the latest PMON accumulation interval.
LCVCH
The LCVCH bit is set to logic one if one or more LCV events have occurred during the latest
PMON accumulation interval.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com