Electronic Components Datasheet Search
  English  ▼

X  

PM7347 Datasheet(PDF) 115 Page - PMC-Sierra, Inc

Part # PM7347
Description  SATURN USER NETWORK INTERFACE for J2/E3/T3
PDF  341 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  PMC [PMC-Sierra, Inc]
Direct Link  http://www.pmc-sierra.com
Logo PMC - PMC-Sierra, Inc

PM7347 Datasheet(HTML) 115 Page - PMC-Sierra, Inc

Back Button PM7347 Datasheet HTML 111Page - PMC-Sierra, Inc PM7347 Datasheet HTML 112Page - PMC-Sierra, Inc PM7347 Datasheet HTML 113Page - PMC-Sierra, Inc PM7347 Datasheet HTML 114Page - PMC-Sierra, Inc PM7347 Datasheet HTML 115Page - PMC-Sierra, Inc PM7347 Datasheet HTML 116Page - PMC-Sierra, Inc PM7347 Datasheet HTML 117Page - PMC-Sierra, Inc PM7347 Datasheet HTML 118Page - PMC-Sierra, Inc PM7347 Datasheet HTML 119Page - PMC-Sierra, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 115 / 341 page
background image
S/UNI®-JET Data Sheet
Released
Proprietary and Confidential to PMC-Sierra, Inc., and for its Customers’ Internal Use
115
Document ID: PMC-1990267, Issue 3
Register 311H: PMON Interrupt Enable/Status
Bit
Type
Function
Default
Bit 7
Unused
X
Bit 6
Unused
X
Bit 5
Unused
X
Bit 4
Unused
X
Bit 3
Unused
X
Bit 2
R/W
INTE
0
Bit 1
R
INTR
X
Bit 0
R
OVR
X
OVR
The OVR bit indicates the overrun status of the PMON holding registers. A logic one in this
bit position indicates that a previous interrupt has not been cleared before the end of the next
accumulation interval, and that the contents of the holding registers have been overwritten. A
logic zero indicates that no overrun has occurred. This bit is reset to logic zero when this
register is read.
INTR
The INTR bit indicates the current status of the interrupt signal. A logic one in this bit
position indicates that a transfer of counter values to the holding registers has occurred; a
logic zero indicates that no transfer has occurred. The INTR bit is set to logic zero when this
register is read.
INTE
The INTE bit enables the generation of an interrupt when the PMON counter values are
transferred to the holding registers. When a logic one is written to INTE, the interrupt
generation is enabled.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com