Electronic Components Datasheet Search
  English  ▼

X  

PM7347 Datasheet(PDF) 133 Page - PMC-Sierra, Inc

Part # PM7347
Description  SATURN USER NETWORK INTERFACE for J2/E3/T3
PDF  341 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  PMC [PMC-Sierra, Inc]
Direct Link  http://www.pmc-sierra.com
Logo PMC - PMC-Sierra, Inc

PM7347 Datasheet(HTML) 133 Page - PMC-Sierra, Inc

Back Button PM7347 Datasheet HTML 129Page - PMC-Sierra, Inc PM7347 Datasheet HTML 130Page - PMC-Sierra, Inc PM7347 Datasheet HTML 131Page - PMC-Sierra, Inc PM7347 Datasheet HTML 132Page - PMC-Sierra, Inc PM7347 Datasheet HTML 133Page - PMC-Sierra, Inc PM7347 Datasheet HTML 134Page - PMC-Sierra, Inc PM7347 Datasheet HTML 135Page - PMC-Sierra, Inc PM7347 Datasheet HTML 136Page - PMC-Sierra, Inc PM7347 Datasheet HTML 137Page - PMC-Sierra, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 133 / 341 page
background image
S/UNI®-JET Data Sheet
Released
Proprietary and Confidential to PMC-Sierra, Inc., and for its Customers’ Internal Use
133
Document ID: PMC-1990267, Issue 3
Register 332H: DS3 FRMR Interrupt Status
Bit
Type
Function
Default
Bit 7
R
COFAI
X
Bit 6
R
REDI
X
Bit 5
R
CBITI
X
Bit 4
R
FERFI
X
Bit 3
R
IDLI
X
Bit 2
R
AISI
X
Bit 1
R
OOFI
X
Bit 0
R
LOSI
X
LOSI
The LOSI bit is set to logic one when a LOS defect is detected or removed. The LOSI bit
position is set to logic zero when this register is read.
OOFI
The OOFI bit is set to logic one when an OOF defect is detected or removed. The OOFI bit
position is set to logic zero when this register is read.
AISI
The AISI bit is set to logic one when the DS3 AIS maintenance signal is detected or removed.
The AISI bit position is set to logic zero when this register is read.
IDLI
The IDLI bit is set to logic one when the DS3 IDLE maintenance signal is detected or
removed. The IDLI bit position is set to logic zero when this register is read.
FERFI
The FERFI bit is set to logic one when a FERF defect is detected or removed. The FERFI bit
position is set to logic zero when this register is read.
CBITI
The CBITI bit is set to logic one when a change of state is detected in the DS3 application
identification channel. The CBITI bit position is set to logic zero when this register is read.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com