PM8621 datasheet(111/184 Pages) PMC

111 / 184 page

NSE-8G™ Standard Product Data Sheet

Preliminary

Proprietary and Confidential to PMC-Sierra, Inc., and for its Customers’ Internal Use

110

Document ID: PMC-2010850, Issue 1

Bit

Type

Function

Default

Bit 31:12

Unused

Bit 11

Reserved[8]

Bit 10

R/W

Reserved[7]

Bit 9

R/W

Reserved[6]

Bit 8

R/W

TXLV_ENB

Bit 7

R/W

PISO_ENB

Bit 6

R/W

Reserved[5]

Bit 5

R/W

Reserved[4]

Bit 4

R/W

Reserved[3]

Bit 3

R/W

Reserved[2]

Bit 2

R/W

Reserved[1]

Bit 1

R/W

Reserved[0]

Bit 0

R/W

ARSTB

The analog reset bit (ARSTB) resets the associated TXLV and PISO blocks. When ARSTB is

set to logic 0, the TXLV and PISO are reset.

Reserved[5:0]

The Reserved[3:0] bits must be set to the indicated default value for correct operation of the

NSE.

PISO_ENB

The PISO enable bit (PISO_ENB) controls the operation of the PISO block. PISO_ENB is set

to logic one to disable the PISO block. PISO_ENB is set to logic 0 to enable the PISO block.

TXLV_ENB

The TXLV enable bit (TXLV_ENB) controls the operation of TXLV block. TXLV_ENB is

set to logic one to disable the TXLV block. TXLV_ENB is set to logic 0 to enable the TXLV

block.

Reserved[8]

The Reserved[8] bit must be set to the indicated default value for correct operation of the

NSE.

PM8621 Datasheet(PDF) 111 Page - PMC-Sierra, Inc

PM8621 Datasheet(HTML) 111 Page - PMC-Sierra, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL