Electronic Components Datasheet Search
  English  ▼

X  

Preview PDF HTML

TMPR4938 Datasheet(PDF) 388 Page - Toshiba Semiconductor

Part # TMPR4938
Description  64-Bit TX System RISC TX49 Family
PDF  716 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TOSHIBA [Toshiba Semiconductor]
Direct Link  http://www.semicon.toshiba.co.jp/eng
Logo TOSHIBA - Toshiba Semiconductor

TMPR4938 Datasheet(HTML) 388 Page - Toshiba Semiconductor

Back Button TMPR4938 Datasheet HTML 384Page - Toshiba Semiconductor TMPR4938 Datasheet HTML 385Page - Toshiba Semiconductor TMPR4938 Datasheet HTML 386Page - Toshiba Semiconductor TMPR4938 Datasheet HTML 387Page - Toshiba Semiconductor TMPR4938 Datasheet HTML 388Page - Toshiba Semiconductor TMPR4938 Datasheet HTML 389Page - Toshiba Semiconductor TMPR4938 Datasheet HTML 390Page - Toshiba Semiconductor TMPR4938 Datasheet HTML 391Page - Toshiba Semiconductor TMPR4938 Datasheet HTML 392Page - Toshiba Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 388 / 716 page
background image
Chapter 11 Serial I/O Port
11-10
11.3.11 Error Detection/Interrupt Signaling
An interrupt is signaled if an error or an interrupt cause is detected, the corresponding status bit is set
and the corresponding Interrupt Enable bit is set.
The following figure shows the relationship between the status bit for each interrupt cause and each
interrupt enable bit. Please refer to the explanation for each status bit for more information about each
interrupt cause.
Figure 11.3.3 Relationship Between Interrupt Status Bits and Interrupt Signals
Transmission DMA Acknowledge
Reception DMA Acknowledge
Transmission DMA Acknowledge
SIDICR.TIE
SIDICR.RDE
SIDSR.TDIS
SIDISR.RDIS
SIDISR.TOUT
SIDICR.RIE
SIDICR.SPIE
SIDISR.ERI
To IRC
SIDISR.STIS
SIDICR.CTSAC
CTS Pin
“0” Write
SIDICR.STIE[5]
SISCISR.OERS
SIDICR.TDE
R
“0” Write
DMAC
R
SIDICR.STIE[4]
SISCISR.CTSS
S
SISCISR.RBRKD
SIDICR.STIE[3]
SISCISR.TRDY
SIDICR.STIE[2]
SISCISR.TXALS
SIDICR.STIE[1]
“0” Write
SISCISR.UBRKD
R
SIDICR.STIE[0]
“0” Write
R
“0” Write
R
R
“0” Write
R
“0” Write
DMAC
Transmission DMA Request
Transmission Data Empty
Frame Error
Overrun Error
CTS Status
During Break Reception
Transmission Complete
Transmission Data Empty
Break Detected
Parity Error
Reception Time Out
Reception Data Full



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com