TMPR4938 datasheet(391/716 Pages) TOSHIBA

391 / 716 page

Chapter 11 Serial I/O Port

11-13

11.4.1 Line Control Register 0 (SILCR0)

0xF300 (Ch. 0)

Line Control Register 1 (SILCR1)

0xF400 (Ch. 1)

These registers specify the format of asynchronous transmission/reception data.

Reserved

: Type

: Initial value

R/WUB TWUB UODE

Reserved

SCS

UEPS UPEN USBL

UMODE

R/W

: Type

: Initial value

Bit

Mnemonic

Field Name

Description

Read/Write

31:16

Reserved

⎯

RWUB

Receive Wake

Up Bit

Wake Up Bit for Receive (Default: 0)

When in the Multi-Controller System mode, this field selects whether to

receive address (ID) frames whose Wake Up bits (WUB) are “1” or to receive

data frames whose Wake Up bits (WUB) are “0”. This value is undefined

when not in the Multi-Controller System mode.

0: Receive data frames.

1: Receive address (ID) frames.

R/W

TWUB

Transmit Wake

Up Bit

Wake Up Bit for Transmit (Default: 1)

When in the Multi-Controller System mode, this field specifies the Wake Up

bit (WUB). This value is undefined when not in the Multi-Controller System

mode.

0: Data frame transfer (WUB = 0)

1: Address (ID) frame transfer (WUB = 1)

R/W

UODE

Open Drain

Enable

TXD Open Drain Enable (Default: 0)

This field selects the output mode of the TXD signal. When in the

Multi-Controller System mode, the Slave Controller must set the TXD signal

to Open Drain.

0: Totem pole output

1: Open drain output

R/W

12:7

Reserved

⎯

6:5

SCS

Clock Select

SIO Clock Select (Default: 00)

This field selects the serial transfer clock. The clock frequency that is the

serial transfer clock divided by 16 becomes the baud rate (bps).

00: Internal clock (IMBUSCLK)

01: Baud rate generator output that divided IMBUSCLK

10: External clock (SCLK)

11: Baud rate generator output that divided SCLK

R/W

UEPS

Even Parity

Select

UART Even Parity Select (Default: 0)

This field selects the parity mode.

0: Odd parity

1: Even parity

R/W

UPEN

Parity Check

Enable

UART Parity Enable (Default: 0)

This field selects whether to perform the parity check. This bit must be

cleared in multidrop systems (i.e., when the UMODE field is 10 or 11.)

0: Disable the parity check

1: Enable the parity check

R/W

Figure 11.4.1 Line Control Register (1/2)

TMPR4938 Datasheet(PDF) 391 Page - Toshiba Semiconductor

TMPR4938 Datasheet(HTML) 391 Page - Toshiba Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL