Electronic Components Datasheet Search
  English  ▼

X  

TMPR4938 Datasheet(PDF) 307 Page - Toshiba Semiconductor

Part # TMPR4938
Description  64-Bit TX System RISC TX49 Family
PDF  716 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TOSHIBA [Toshiba Semiconductor]
Direct Link  http://www.semicon.toshiba.co.jp/eng
Logo TOSHIBA - Toshiba Semiconductor

TMPR4938 Datasheet(HTML) 307 Page - Toshiba Semiconductor

Back Button TMPR4938 Datasheet HTML 303Page - Toshiba Semiconductor TMPR4938 Datasheet HTML 304Page - Toshiba Semiconductor TMPR4938 Datasheet HTML 305Page - Toshiba Semiconductor TMPR4938 Datasheet HTML 306Page - Toshiba Semiconductor TMPR4938 Datasheet HTML 307Page - Toshiba Semiconductor TMPR4938 Datasheet HTML 308Page - Toshiba Semiconductor TMPR4938 Datasheet HTML 309Page - Toshiba Semiconductor TMPR4938 Datasheet HTML 310Page - Toshiba Semiconductor TMPR4938 Datasheet HTML 311Page - Toshiba Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 307 / 716 page
background image
Chapter 10 PCI Controller
10-31
10.4.4 PCI Configuration 1 Register (PCICFG1) 0xD00C
The following fields correspond to the following registers.
BIST field
→ BIST Register of the PCI Configuration Space
Header Type field
→ Header Type Register in the PCI Configuration Space
Latency Timer field
→ Latency Timer Register of the PCI Configuration Space
Cache Line Size field
→ Cache Line Size Register of the PCI Configuration Space.
This register cannot be accessed when the PCI Controller is in the Satellite mode.
31
30
24
23
22
16
BISTC
Reserved
MFUNS
HT
R
R
R/L
: Type
0
0
0x00
: Initial value
15
8
7
0
LT
CLS
R/W
R/W
: Type
0x00
0x00
: Initial value
Bit
Mnemonic
Field Name
Description
Read/Write
31
BISTC
BIST Capable
BIST Capable (Fixed Value: 0)
Indicates that the BIST function is not being supported.
R
30:24
Reserved
⎯
23
MFUNS
Multi-Function
Multi-Function (Fixed Value: 0)
0: Indicates that the device is a single-function device.
R
22:16
HT
Header Type
Header Type (Default: 0x00)
Indicates the Header type.
0000000: Header Type 0
It is possible to change the header type by loading data from Configuration
EEPROM during initialization.
R/L
15:8
LT
Latency Timer
Latency Timer (Default: 0x00)
Sets the latency timer value. Specifies the PCI Bus clock count during
which to abort access when the GNT* signal is deasserted during PCI
access. Since the lower two bits are fixed to “0”, cycle counts can only be
specified in multiples of 4.
R/W
7:0
CLS
Cache Line Size
Cache Line Size (Default: 0x00)
Is used to select the PCI Bus command during a Burst Read transaction.
See “10.3.3 Supported PCI Bus Commands)” for more information.
R/W
Figure 10.4.4 PCI Configuration 1 Register



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com