Electronic Components Datasheet Search
  English  ▼

X  

AM625 Datasheet(PDF) 152 Page - Texas Instruments

Part # AM625
Description  AM62x Sitara™ Processors
PDF  276 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI2 [Texas Instruments]
Direct Link  https://www.ti.com
Logo TI2 - Texas Instruments

AM625 Datasheet(HTML) 152 Page - Texas Instruments

Back Button AM625 Datasheet HTML 148Page - Texas Instruments AM625 Datasheet HTML 149Page - Texas Instruments AM625 Datasheet HTML 150Page - Texas Instruments AM625 Datasheet HTML 151Page - Texas Instruments AM625 Datasheet HTML 152Page - Texas Instruments AM625 Datasheet HTML 153Page - Texas Instruments AM625 Datasheet HTML 154Page - Texas Instruments AM625 Datasheet HTML 155Page - Texas Instruments AM625 Datasheet HTML 156Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 152 / 276 page
background image
•
Multiplexed mode: data transition at WRDATAONADMUXBUS × (TimeParaGranularity + 1) × GPMC_FCLK(15)
(10) Case CLK DIV 1 mode, all data and byte enables after initial transfer: Data and byte enables transition on fall edge of GPMC_CLK
(Half cycle of GPMC_CLK)
(11) Case modes other than CLK DIV 1 mode (GPMC_CLK divided down from GPMC_FCLK): All data and byte enables transition on
fall edge of GPMC_CLK (Half cycle of GPMC_CLK). ClkActivationTime, GPMCFCLKDIVIDER, RDACCESSTIME/WRACCESSTIME,
and PAGEBURSTACCESSTIME configuration must be configured to enforce data and byte enables transition on falling edge of
GPMC_CLK (to be latched on rise edge of GPMC_CLK)
(12) In GPMC_CSn[i], i is equal to 0, 1, 2 or 3.
(13) P = GPMC_CLK period in ns
(14) For read: K = (ADVRdOffTime - ADVOnTime) × (TimeParaGranularity + 1) × GPMC_FCLK(15)
For write: K = (ADVWrOffTime - ADVOnTime) × (TimeParaGranularity + 1) × GPMC_FCLK(15)
(15) GPMC_FCLK is general-purpose memory controller internal functional clock period in ns.
(16) Related to the GPMC_CLK output clock maximum and minimum frequencies programmable in the GPMC module by setting the
GPMC_CONFIG1_i configuration register bit field GPMCFCLKDIVIDER.
GPMC_CLK
GPMC_CSn[i]
GPMC_A[MSB:1]
GPMC_BE0n_CLE
GPMC_BE1n
GPMC_ADVn_ALE
GPMC_OEn_REn
GPMC_AD[15:0]
GPMC_WAIT[j]
Valid Address
D 0
F0
F12
F13
F4
F6
F2
F8
F3
F7
F9
F11
F1
F1
F8
F19
F18
F20
F10
F6
F19
F12
F12
GPMC_01
A.
In GPMC_CSn[i], i is equal to 0, 1, 2 or 3.
B.
In GPMC_WAIT[j], j is equal to 0 or 1.
Figure 6-46. GPMC and NOR Flash — Synchronous Single Read (GPMCFCLKDIVIDER = 0)
AM625, AM625-Q1, AM623, AM620-Q1
SPRSP58C – JUNE 2022 – REVISED OCTOBER 2025
www.ti.com
152
Submit Document Feedback
Copyright © 2025 Texas Instruments Incorporated
Product Folder Links: AM625 AM625-Q1 AM623 AM620-Q1



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com