Electronic Components Datasheet Search
  English  ▼

X  

M58WT032KB Datasheet(PDF) 15 Page - Numonyx B.V

Part # M58WT032KB
Description  32- and 64-Mbit (횞16, multiple bank, burst) 1.8 V core, 3.0 V I/O supply Flash memories
PDF  117 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NUMONYX [Numonyx B.V]
Direct Link  http://www.numonyx.com
Logo NUMONYX - Numonyx B.V

M58WT032KB Datasheet(HTML) 15 Page - Numonyx B.V

Back Button M58WT032KB Datasheet HTML 11Page - Numonyx B.V M58WT032KB Datasheet HTML 12Page - Numonyx B.V M58WT032KB Datasheet HTML 13Page - Numonyx B.V M58WT032KB Datasheet HTML 14Page - Numonyx B.V M58WT032KB Datasheet HTML 15Page - Numonyx B.V M58WT032KB Datasheet HTML 16Page - Numonyx B.V M58WT032KB Datasheet HTML 17Page - Numonyx B.V M58WT032KB Datasheet HTML 18Page - Numonyx B.V M58WT032KB Datasheet HTML 19Page - Numonyx B.V Next Button
Zoom Inzoom in Zoom Outzoom out
 15 / 117 page
background image
M58WTxxxKT, M58WTxxxKB
Signal descriptions
15/117
2
Signal descriptions
See Figure 1: Logic diagram and Table 1: Signal names for a brief overview of the signals
connected to this device.
2.1
Address inputs (A0-Amax)
Amax is the highest order address input. It is equal to A20 in the M58WT032KT/B and, to
A21 in the M58WT064KT/B. The address inputs select the cells in the memory array to
access during bus read operations. During bus write operations they control the commands
sent to the command interface of the Program/Erase Controller.
2.2
Data inputs/outputs (DQ0-DQ15)
The data I/O output the data stored at the selected address during a bus read operation or
input a command or the data to be programmed during a bus write operation.
2.3
Chip Enable (E)
The Chip Enable input activates the memory control logic, input buffers, decoders and
sense amplifiers. When Chip Enable is at VILand Reset is at VIH the device is in active
mode. When Chip Enable is at VIH the memory is deselected, the outputs are high
impedance and the power consumption is reduced to the standby level.
2.4
Output Enable (G)
The Output Enable input controls data outputs during the bus read operation of the memory.
2.5
Write Enable (W)
The Write Enable input controls the bus write operation of the memory’s command interface.
The data and address inputs are latched on the rising edge of Chip Enable or Write Enable,
whichever occurs first.
2.6
Write Protect (WP)
Write Protect is an input that provides additional hardware protection for each block. When
Write Protect is at VIL, the lock-down is enabled and the protection status of the locked-
down blocks cannot be changed. When Write Protect is at VIH, the lock-down is disabled
and the locked-down blocks can be locked or unlocked. (refer to Table 16: Lock status).



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com