Electronic Components Datasheet Search
  English  ▼

X  

M58WT032KB Datasheet(PDF) 22 Page - Numonyx B.V

Part # M58WT032KB
Description  32- and 64-Mbit (횞16, multiple bank, burst) 1.8 V core, 3.0 V I/O supply Flash memories
PDF  117 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NUMONYX [Numonyx B.V]
Direct Link  http://www.numonyx.com
Logo NUMONYX - Numonyx B.V

M58WT032KB Datasheet(HTML) 22 Page - Numonyx B.V

Back Button M58WT032KB Datasheet HTML 18Page - Numonyx B.V M58WT032KB Datasheet HTML 19Page - Numonyx B.V M58WT032KB Datasheet HTML 20Page - Numonyx B.V M58WT032KB Datasheet HTML 21Page - Numonyx B.V M58WT032KB Datasheet HTML 22Page - Numonyx B.V M58WT032KB Datasheet HTML 23Page - Numonyx B.V M58WT032KB Datasheet HTML 24Page - Numonyx B.V M58WT032KB Datasheet HTML 25Page - Numonyx B.V M58WT032KB Datasheet HTML 26Page - Numonyx B.V Next Button
Zoom Inzoom in Zoom Outzoom out
 22 / 117 page
background image
Command interface - standard commands
M58WTxxxKT, M58WTxxxKB
22/117
5.4
Read CFI Query command
The Read CFI Query command reads data from the common Flash interface (CFI). The
Read CFI Query command consists of one bus write cycle to an address within one of the
banks. Once the command is issued subsequent bus read operations in the same bank
read from the common Flash interface.
If a Read CFI Query command is issued in a bank that is executing a program or erase
operation, the bankgoes into Read CFI Query mode, subsequent bus read cycles output the
CFI data, and the Program/Erase Controller continues to program or erase in the
background. This mode supports asynchronous or single synchronous reads only; it does
not support page mode or synchronous burst reads.
The status of the other banks is not affected by the command (see Table 13). After issuing a
Read CFI Query command, a Read Array command should be issued to the addressed
bank to return the bank to read array mode.
Dual operations between the parameter bank and the CFI memory space are not allowed
(see Table 15: Dual operation limitations for details).
See Appendix B: Common Flash interface, Tables 34, 35, 36, 37, 38, 39, 40, 41, 42 and 43
for details on the information contained in the common Flash interface memory area.
5.5
Clear Status Register command
The Clear Status Register command resets (set to ‘0’) error bits SR1, SR3, SR4 and SR5 in
the Status Register. One bus write cycle is required to issue the Clear Status Register
command. The Clear Status Register command does not change the read mode of the
bank.
The error bits in the Status Register do not automatically return to ‘0’ when a new command
is issued. The error bits in the Status Register should be cleared before attempting a new
program or erase command.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com