Electronic Components Datasheet Search
  English  ▼

X  

SH7785 Datasheet(PDF) 130 Page - Renesas Technology Corp

Part # SH7785
Description  32-Bit RISC Microcomputer
PDF  1692 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

SH7785 Datasheet(HTML) 130 Page - Renesas Technology Corp

Back Button SH7785 Datasheet HTML 126Page - Renesas Technology Corp SH7785 Datasheet HTML 127Page - Renesas Technology Corp SH7785 Datasheet HTML 128Page - Renesas Technology Corp SH7785 Datasheet HTML 129Page - Renesas Technology Corp SH7785 Datasheet HTML 130Page - Renesas Technology Corp SH7785 Datasheet HTML 131Page - Renesas Technology Corp SH7785 Datasheet HTML 132Page - Renesas Technology Corp SH7785 Datasheet HTML 133Page - Renesas Technology Corp SH7785 Datasheet HTML 134Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 130 / 1692 page
background image
5. Exception Handling
Rev.1.00 Jan. 10, 2008 Page 100 of 1658
REJ09B0261-0100
5.5.2
Exception Source Acceptance
A priority ranking is provided for all exceptions for use in determining which of two or more
simultaneously generated exceptions should be accepted. Five of the general exceptions—general
illegal instruction exception, slot illegal instruction exception, general FPU disable exception, slot
FPU disable exception, and unconditional trap exception—are detected in the process of
instruction decoding, and do not occur simultaneously in the instruction pipeline. These
exceptions therefore all have the same priority. General exceptions are detected in the order of
instruction execution. However, exception handling is performed in the order of instruction flow
(program order). Thus, an exception for an earlier instruction is accepted before that for a later
instruction. An example of the order of acceptance for general exceptions is shown in figure 5.2.
I1
I1
ID
ID
E3
WB
WB
TLB miss (data access)
Pipeline flow:
Order of detection:
Instruction n
Instruction n + 1
General illegal instruction exception (instruction n + 1) and
TLB miss (instruction n + 2) are detected simultaneously
Order of exception handling:
TLB miss (instruction n)
Program order
1
Instruction n + 2
General illegal instruction exception
I1
ID
WB
WB
TLB miss (instruction access)
2
3
4
I1, I2, I3:
Instruction fetch
ID :
Instruction decode
E1, E2, E3: Instruction execution
(E2, E3 Memory access)
WB
Write-back
Instruction n + 3
TLB miss (instruction n)
Re-execution of instruction n
General illegal instruction exception
(instruction n + 1)
Re-execution of instruction n + 1
TLB miss (instruction n + 2)
Re-execution of instruction n + 2
Execution of instruction n + 3
Legend:
E3
E3
E2
E2
E1
E1
I2
I2
I3
I3
E1
E1
E2
E2
E3
I2
I3
I3
ID
I2
I1
Figure 5.2 Example of General Exception Acceptance Order



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com