| Electronic Components Datasheet Search |
|
32186 Datasheet(PDF) 464 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
32186 Datasheet(HTML) 464 Page - Renesas Technology Corp |
|
464 / 1032 page ![]() 10.8 TOU (Output-Related 24-Bit Timer) MULTIJUNCTION TIMERS 10 10-168 32185/32186 Group Hardware Manual Rev.1.10 REJ09B0235-0110 May 15, 07 10.8.11 PWM Output Disable Control Registers PWM Output 0 Disable Control Register GA (PO0DISGACR) <Address: H’0080 0520> <Upon exiting reset: H’00> b Bit Name Function R W 0–5 No function assigned. Fix to "0." 00 6 PO0DISGAP – 0 W PO0DISGA write control bit 7 PO0DISGA 0: Enable output R W P87/TO21–P82/TO26 output disable select bit 1: Disable output PWM Output 1 Disable Control Register GA (PO1DISGACR) <Address: H'0080 0522> <Upon exiting reset: H’00> b Bit Name Function R W 0–5 No function assigned. Fix to "0." 00 6 PO1DISGAP – 0 W PO1DISGA write control bit 7 PO1DISGA 0: Enable output R W P110/TO29–P115/TO34 output disable select bit 1: Disable output PWM Output 0 Disable Control Register GB (PO0DISGBCR) <Address: H’0080 0780> <Upon exiting reset: H’00> b Bit Name Function R W 0–5 No function assigned. Fix to "0." 00 6 PO0DISGBP – 0 W PO0DISGB write control bit 7 PO0DISGB 0: Enable output R W P00/TO21–P05/TO26 output disable select bit 1: Disable output b0 12 3456 b7 PO0DISGAP PO0DISGA 000 0000 0 b0 12 3456 b7 PO1DISGAP PO1DISGA 000 0000 0 b0 12 3456 b7 PO0DISGBP PO0DISGB 000 0000 0 PWM output disable control register is a register which performs disable control of the PWM output from TO 21–26 and TO29–TO34 terminal. Refer to the "10.8.20 PWM Output Disable Function" for the details of PWM Output Disable Function. The procedure of setting up a POnDISGm bit is described blow. 1. Set POnDISGmP Bit of POnDISGmCR as "1" and write it. 2. Write "0" in POnDISGmP Bit and write setting value in POnDISGm Bit. Note: • If theare are writing cycles from CPU, DMA, SDI (tool), NBD to any other area between 1 and 2, the continuous setting ( A pair of two consecutive is 1 set for writing operation) is disabled and the writing value is not reflected. Therefore, disable interrupts and DMA transfers before setting. However the writing cycle from RTD and DRI are not effected. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |