Electronic Components Datasheet Search
  English  ▼

X  

SH7021 Datasheet(PDF) 93 Page - Renesas Technology Corp

Part # SH7021
Description  SuperH??RISC engine
PDF  509 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

SH7021 Datasheet(HTML) 93 Page - Renesas Technology Corp

Back Button SH7021 Datasheet HTML 89Page - Renesas Technology Corp SH7021 Datasheet HTML 90Page - Renesas Technology Corp SH7021 Datasheet HTML 91Page - Renesas Technology Corp SH7021 Datasheet HTML 92Page - Renesas Technology Corp SH7021 Datasheet HTML 93Page - Renesas Technology Corp SH7021 Datasheet HTML 94Page - Renesas Technology Corp SH7021 Datasheet HTML 95Page - Renesas Technology Corp SH7021 Datasheet HTML 96Page - Renesas Technology Corp SH7021 Datasheet HTML 97Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 93 / 509 page
background image
74 RENESAS
FD E
ME
E
MM E
EE
FD
F
3
3
Interrupt accepted
IRQ
m1 m2 1 m3 1
5 + m1 + m2 + m3
Instruction (instruction replaced by
interrupt exception handling)
Overrun fetch
(edge)
(level)
Interrupt service routine—
first instruction
When m1 = m2 = m3, the interrupt response time is 11 cycles.
F (Instruction fetch)
Instruction fetched from memory where program is stored.
D (Instruction decoding)
The fetched instruction is decoded.
E (Instruction execution)
Data operations and address calculations are performed
according to the decoded results.
M (Memory access)
Data in memory is accessed.
Note: For the interrupt acceptance timing, see table 4.1, Exception Source Detection and
Exception Handling Start Timing, in section 4.1.2, Exception Handling Operation.
IRQOUT
Figure 5.4 Example of Pipelining in IRQ Interrupt Acceptance
5.6
Usage Notes
When the following operations are performed in the order shown when a pin to which IRQ input is
assigned is designated as a general input pin by the pin function controller (PFC) and inputs a low-
level signal, the IRQ falling edge is detected, and an interrupt request is detected, immediately
after the setting in (b) is performed:
•
An interrupt control register (ICR) setting is made so that an interrupt is detected at the falling
edge of IRQ.
…… (a)
•
The function of pins to which IRQ input is assigned is switched from general input to IRQ
input by a pin function controller (PFC) setting.
…… (b)
Therefore, when switching the pin function from general input pin to IRQ input, the pin function
controller (PFC) setting should be changed to IRQ input while the pin to which IRQ input is
assigned is high.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com