Electronic Components Datasheet Search
  English  ▼

X  

PCI2040 Datasheet(PDF) 51 Page - Texas Instruments

Click here to check the latest version.
Part # PCI2040
Description  PCI2040 PCI-DSP Bridge controller
PDF  79 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

PCI2040 Datasheet(HTML) 51 Page - Texas Instruments

Back Button PCI2040 Datasheet HTML 47Page - Texas Instruments PCI2040 Datasheet HTML 48Page - Texas Instruments PCI2040 Datasheet HTML 49Page - Texas Instruments PCI2040 Datasheet HTML 50Page - Texas Instruments PCI2040 Datasheet HTML 51Page - Texas Instruments PCI2040 Datasheet HTML 52Page - Texas Instruments PCI2040 Datasheet HTML 53Page - Texas Instruments PCI2040 Datasheet HTML 54Page - Texas Instruments PCI2040 Datasheet HTML 55Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 51 / 79 page
background image
4–19
4.32 HPI CSR I/O Base Address Register
The PCI2040 supports the index/data scheme of accessing the HPI CSR registers. An address written to this register
is the address for the index register and the address + 1 is the data address. The base address can be mapped
anywhere in 32-bit I/O space on a word boundary except at address 0x0000; hence, bit 0 is read-only, returning 0
when read.
The HPI CSR I/O base address is only meaningful when a nonzero value is written into this register.
Bit
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
16
Name
HPI CSR I/O base address
Type
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
Default
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
Bit
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
Name
HPI CSR I/O base address
Type
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
R
Default
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
Register:
HPI CSR I/O base address
Type:
Read-only, Read/Write
Offset:
58h
Default:
0000 0000h
Table 4–17. HPI CSR I/O Base Address Register
BIT
FIELD NAME
TYPE
DESCRIPTION
31–1
HPICSR_IO_BAR
RW
Available address bits. These bits can be written by the host in order to allow initialization of the base
address at startup.
0
RSVD
R
Reserved. Bit 0 returns 0 when read for word alignment.
4.33 HS Capability ID Register
The HS capability ID register identifies the linked list item as the register for CompactPCI hot swap. This register
returns 06h when read which is the unique ID assigned by the PCI SIG for the PCI location of the capabilities pointer
and the value.
Bit
7
6
5
4
3
2
1
0
Name
HS capability ID
Type
R
R
R
R
R
R
R
R
Default
0
0
0
0
0
1
1
0
Register:
HS capability ID
Type:
Read-only
Offset:
5Ch
Default:
06h



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com