Electronic Components Datasheet Search
  English  ▼

X  

TMS320VC5504 Datasheet(PDF) 124 Page - Texas Instruments

Part # TMS320VC5504
Description  Fixed-Point Digital Signal Processor
PDF  128 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

TMS320VC5504 Datasheet(HTML) 124 Page - Texas Instruments

Back Button TMS320VC5504 Datasheet HTML 120Page - Texas Instruments TMS320VC5504 Datasheet HTML 121Page - Texas Instruments TMS320VC5504 Datasheet HTML 122Page - Texas Instruments TMS320VC5504 Datasheet HTML 123Page - Texas Instruments TMS320VC5504 Datasheet HTML 124Page - Texas Instruments TMS320VC5504 Datasheet HTML 125Page - Texas Instruments TMS320VC5504 Datasheet HTML 126Page - Texas Instruments TMS320VC5504 Datasheet HTML 127Page - Texas Instruments TMS320VC5504 Datasheet HTML 128Page - Texas Instruments  
Zoom Inzoom in Zoom Outzoom out
 124 / 128 page
background image
6.19.2 JTAG Test_port Electrical Data/Timing
TCK
TDO
TDI
2
1
5
7
1
4
3
TMS
6
8
TMS320VC5504
Fixed-Point Digital Signal Processor
SPRS609A – JUNE 2009 – REVISED JULY 2009
www.ti.com
Table 6-48. JTAG ID Register Selection Bit Descriptions
BIT
NAME
DESCRIPTION
31:28
VARIANT
Variant (4-Bit) value. VC5504 value: 0000.
27:12
PART NUMBER
Part Number (16-Bit) value. VC5504 value: 0000 0000 1001 0111.
11-1
MANUFACTURER
Manufacturer (11-Bit) value. VC5504 value: 0000 0010 111.
0
LSB
LSB. This bit is read as a "1" for VC5504.
Table 6-49. Timing Requirements for JTAG Test Port (see Figure 6-33)
CVDD = 1.05 V
CVDD = 1.3 V
NO.
UNIT
MIN
MAX
2
tc(TCK)
Cycle time, TCK
60
ns
3
tw(TCKH)
Pulse duration, TCK high
24
ns
4
tw(TCKL)
Pulse duration, TCK low
24
ns
5
tsu(TDIV-TCKH)
Setup time, TDI valid before TCK high
10
ns
6
tsu(TMSV-TCKH)
Setup time, TMS valid before TCK high
6
ns
7
th(TCKH-TDIV)
Hold time, TDI valid after TCK high
4
ns
8
th(TCKH-TDIV)
Hold time, TMS valid after TCK high
4
ns
Table 6-50. Switching Characteristics Over Recommended Operating Conditions for JTAG Test Port
(see Figure 6-33)
CVDD = 1.05 V
CVDD = 1.3 V
NO.
PARAMETER
UNIT
MIN
MAX
1
td(TCKL-TDOV)
Delay time, TCK low to TDO valid
28
ns
Figure 6-33. JTAG Test-Port Timing
Peripheral Information and Electrical Specifications
124
Submit Documentation Feedback



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com