| Electronic Components Datasheet Search |
|
MAC7200 Datasheet(PDF) 487 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
MAC7200 Datasheet(HTML) 487 Page - Freescale Semiconductor, Inc |
|
487 / 976 page ![]() Memory Map and Register Definition MAC7200 Microcontroller Family Reference Manual, Rev. 2 Freescale Semiconductor 409 22.2.2.4 VDD33, VSS33 - Regulator Output1 (3.3V Logic) Signals VDD33/VSS33 are the primary outputs of VREG_HIP7A that provide the power supply for the 3.3V logic. These signals are connected to device pins to allow external decoupling capacitors (100nF...220nF, X7R ceramic). In Shutdown Mode an external supply driving VDD33/VSS33 can replace the voltage regulator. 22.2.2.5 VDDPLL, VSSPLL - Regulator Output2 (3.3V PLL) Signals VDDPLL/VSSPLL are the secondary outputs of VREG_HIP7A that provide the power supply for the PLL and Oscillator. These signals are connected to device pins to allow external decoupling capacitors (100nF...220nF, X7R ceramic). In Shutdown Mode an external supply driving VDDPLL/VSSPLL can replace the voltage regulator. 22.2.2.6 VREGEN - Optional Regulator Enable This optional signal is used to shutdown VREG_HIP7A. In that case VDD/VSS and VDDPLL/VSSPLL must be provided externally. Shutdown Mode is entered with VREGEN being low. If VREGEN is high, the VREG_HIP7A is in Full Performance Mode. VREGEN is connected to VDDR. NOTE Switching from FPM to shutdown of VREG_HIP7A and vice versa is not supported while MCU is powered. 22.3 Memory Map and Register Definition There are no registers available in the VREG_HIP7A block. All control and status registers are located in the Clock and Reset Generation (CRG) module. 22.4 Functional Description 22.4.1 General Block VREG_HIP7A is a voltage regulator as depicted in Figure 22-1. The regulator functional elements are the regulator core (REG), a low voltage detect module (LVD), a control block (CTRL), a power-on reset module (POR) and a low voltage reset module (LVR). 22.4.2 REG - Regulator Core VREG_HIP7A, respectively its regulator core has two parallel, independent regulation loops (REG1 and REG2) that differ only in the amount of current that can be delivered. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |