Electronic Components Datasheet Search
  English  ▼

X  

MAC7200 Datasheet(PDF) 513 Page - Freescale Semiconductor, Inc

Part # MAC7200
Description  MAC7200 Microcontroller Family Reference Manual
PDF  976 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MAC7200 Datasheet(HTML) 513 Page - Freescale Semiconductor, Inc

Back Button MAC7200 Datasheet HTML 509Page - Freescale Semiconductor, Inc MAC7200 Datasheet HTML 510Page - Freescale Semiconductor, Inc MAC7200 Datasheet HTML 511Page - Freescale Semiconductor, Inc MAC7200 Datasheet HTML 512Page - Freescale Semiconductor, Inc MAC7200 Datasheet HTML 513Page - Freescale Semiconductor, Inc MAC7200 Datasheet HTML 514Page - Freescale Semiconductor, Inc MAC7200 Datasheet HTML 515Page - Freescale Semiconductor, Inc MAC7200 Datasheet HTML 516Page - Freescale Semiconductor, Inc MAC7200 Datasheet HTML 517Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 513 / 976 page
background image
Functional Description
MAC7200 Microcontroller Family Reference Manual, Rev. 2
Freescale Semiconductor
435
23.4.5
Resets
23.4.5.1
General
This section describes how to reset the CRG and how the CRG controls the reset of the MCU. It explains
all special reset requirements. Since the reset generator for the MCU is part of the CRG, this section also
describes all automatic actions that occur during or as a result of individual reset conditions. The reset
values of registers and signals are provided in Section 23.3, “Memory Map and Register Definition.” All
reset sources are listed in Table 23-13. Refer to the MCU specification for related vector addresses and
priorities.
23.4.5.2
Description of Reset Operation
The reset sequence is initiated by any of the following events:
•
Low level is detected at the RESET pin (External Reset)
1
1
1
Clock failure
→
– VREG enabled
– PLL enabled
– SCM activated
– Start Clock Quality Check
– SCMIF set
SCMIF generates Self Clock Mode wakeup interrupt
– Exit Doze Mode in SCM using PLL clock (fSCM) as system clock
– Continue to perform a additional Clock Quality Checks until OSCCLK is ok again
Table 23-12. Entering CRG Modes
Mode
Sequence
Doze
– Doze register bit in the CRG is written
– CRG indicates Doze mode
– The system will turn off peripherals’ clocks according to their DOZE bits
– RTI and SWT clocks will be turned off according to their DOZE bits
Table 23-13. Reset Summary
Reset Source
Local Enable
Power on Reset
None
Low Voltage Reset
None
External Reset
None
Clock Monitor Reset
PLLCTL (CME=1, CMRD=0)
SWT Watchdog Reset
None
Table 23-11. Outcome of Clock Loss in Doze Mode (Continued)
CME
CMRD
SCMIE
CRG Actions



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com