| Electronic Components Datasheet Search |
|
MAC7200 Datasheet(PDF) 824 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
MAC7200 Datasheet(HTML) 824 Page - Freescale Semiconductor, Inc |
|
824 / 976 page ![]() Memory Map and Register Definition MAC7200 Microcontroller Family Reference Manual, Rev. 2 746 Freescale Semiconductor NOTE Register Address = Base Address + Address Offset, where the Base Address is specified in Chapter 9, “Device Memory Map”. 33.10.2 Register Descriptions This section describes (in address order) all of the DMADC1032 registers and their individual bits. A detailed register description starts with a figure that contains all bits of the register. It consists of: • Register address: Describes the location of the register in the memory map • Bit: The exact bit number for the bit or field within the register • R: The value returned for the bit when a read operation on the register is executed • W: Describes whether or not the bit is writable • Reset: The value of the bit after reset Those bits that are shaded out are read-only, meaning that writes to that bit will have no effect. If you want to maintain maximum future compatibility, all unused bits should be masked out during any read/write operations. 33.10.2.1 ATD Trigger Control Register (ATDTRIGCTL) This register defines how the ATD uses both external and on-chip triggers. On those devices where the on-chip triggers are available, this register can be used to configure which trigger (if any) is used to start a conversion. Base + 0x02 ATD Prescaler Register (ATDPRE) 8 R/W A Base + 0x03 ATD Operating Modes Register (ATDMODE) 8 R/W A Base + 0x04 ATD Calibration Register (ATDCAL) 8/16/32 R/W A Base + 0x08 ATD Predischarge Time Select Register (ATDPTS) 8 R/W A Base + 0x09 .. 0x0D Reserved — — — Base + 0x0E ATD Interrupt Register (ATDINT) 8 R/W A Base + 0x0F ATD Flag Register (ATDFLAG) 8 R/W D/A Base + 0x10 ATD Command Word Register (ATDCW) 16/32 R/W A Base + 0x14 ATD Result Register (ATDRR) 8/16/32 R A 1. U = User Mode, S = Supervisor Mode, D = Debug Mode, A = All (No restrictions), V = DFV Mode Table 33-4. Module Memory Map (Continued) |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |