Electronic Components Datasheet Search
  English  ▼

X  

MAC7200 Datasheet(PDF) 827 Page - Freescale Semiconductor, Inc

Part # MAC7200
Description  MAC7200 Microcontroller Family Reference Manual
PDF  976 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MAC7200 Datasheet(HTML) 827 Page - Freescale Semiconductor, Inc

Back Button MAC7200 Datasheet HTML 823Page - Freescale Semiconductor, Inc MAC7200 Datasheet HTML 824Page - Freescale Semiconductor, Inc MAC7200 Datasheet HTML 825Page - Freescale Semiconductor, Inc MAC7200 Datasheet HTML 826Page - Freescale Semiconductor, Inc MAC7200 Datasheet HTML 827Page - Freescale Semiconductor, Inc MAC7200 Datasheet HTML 828Page - Freescale Semiconductor, Inc MAC7200 Datasheet HTML 829Page - Freescale Semiconductor, Inc MAC7200 Datasheet HTML 830Page - Freescale Semiconductor, Inc MAC7200 Datasheet HTML 831Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 827 / 976 page
background image
Memory Map and Register Definition
MAC7200 Microcontroller Family Reference Manual, Rev. 2
Freescale Semiconductor
749
The following formula shows how the ATD clock is derived from the system clock:
Eqn. 33-3
Example 33-1.
The system clock is assumed to be 48 MHz. As the ATD clock must be 12 MHz and below the clock
prescaler is calculated to be 48.0 MHz
/12.0 MHz = 4 resulting to 12 Mhz for ATD clock. The binary value
for a prescaler of 4 according to Table 33-9 is 0b0000_0011.
Example 33-2.
The system clock is assumed to be 50 MHz. As the ATD clock must be 12 MHz and below the clock
prescaler is calculated to be 50 MHz/12 MHz = 4.17. In this case the next possible number for a prescaler
is 5 resulting to 10.0 MHz for ATD clock. The binary value for a prescaler of 5 is 0b0000_0100.
Table 33-9 lists the various clock divider values.
Address Base + 0x02
Access: User read/write
76
54
321
0
R
PRES
W
Reset
000
00
001
Figure 33-4. ATD Prescaler Register (ATDPRE)
Table 33-8. ATDPRE Field Descriptions
Field
Description
7–0
PRES
Defines the division ratio of the system clock and therefore the rate of the ATD clock. PRES can range from 0 to 255
offering a division of the system clock from divide by 2 to divide by 256.
Table 33-9. Selection Table for System Clock Divider
PRES
[7:0]
sys clk
divide
ratio
PRES
[7:0]
sys clk
divide
ratio
0b0000_0000
not programmable 0b1111_1010
251
0b0000_0001
2
0b1111_1011
252
0b0000_0010
3
0b1111_1100
253
0b0000_0011
4
0b1111_1101
254
0b0000_0100
5
0b1111_1110
255
...
...
0b1111_1111
256
f
ATDClock
f
SystemClock
PRES
1
+
()
--------------------------------
=



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com