| Electronic Components Datasheet Search |
|
LPC1850 Datasheet(PDF) 20 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
LPC1850 Datasheet(HTML) 20 Page - NXP Semiconductors |
|
20 / 84 page ![]() LPC1850_30_20_10 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2011. All rights reserved. Objective data sheet Rev. 1 — 3 January 2011 20 of 84 NXP Semiconductors LPC1850/30/20/10 32-bit ARM Cortex-M3 microcontroller PC_2[2] F6 <tbd> I/O USB1_ULPI_D6 — ULPI link bidirectional data line 6. O SDIO_RST — SD/MMC reset signal for MMC4.4 card. I U1_CTS — Clear to Send input for UART 1. O ENET_TXD2 — Ethernet transmit data 2 (MII interface). PC_3[2] F5 <tbd> I/O USB1_ULPI_D5 — ULPI link bidirectional data line 5. O SDIO_VOLT1 — SD/MMC bus voltage select output 1. O U1_RTS — Request to Send output for UART 1. Can also be configured to be an RS-485/EIA-485 output enable signal for UART 1. O ENET_TXD3 — Ethernet transmit data 3 (MII interface). PC_4[2] F4 <tbd> I/O SDIO_D0 — SD/MMC data bus line 0. I/O USB1_ULPI_D4 — ULPI link bidirectional data line 4. I/O SPIFI_CS — SPIFI serial flash chip select. O ENET_TX_EN — Ethernet transmit data enable (RMII/MII interface). PC_5[2] G4 <tbd> I/O SDIO_D1 — SD/MMC data bus line 1. I/O USB1_ULPI_D3 — ULPI link bidirectional data line 3. I/O SPIFI_MISO — Input I1 in SPIFI quad mode; SPIFI output IO1. O ENET_TX_ER — Ethernet Transmit Error (MII interface). PC_6[2] H6 <tbd> I/O SDIO_D2 — SD/MMC data bus line 2. I/O USB1_ULPI_D2 — ULPI link bidirectional data line 2. -n.c. I ENET_RXD2 — Ethernet receive data 2 (RMII/MII interface). PC_7[2] G5 <tbd> I/O SDIO_D3 — SD/MMC data bus line 3. I/O USB1_ULPI_D1 — ULPI link bidirectional data line 1. -n.c. I ENET_RXD3 — Ethernet receive data 3 (RMII/MII interface). PC_8[2] N4 <tbd> I SDIO_CD — SD/MMC card detect input. I/O USB1_ULPI_D0 — ULPI link bidirectional data line 0. I/O SPIFI_SIO2 — I/O lane 2 for SPIFI. I ENET_RX_DV — Ethernet Receive Data Valid (MII interface). PC_9[2] K2 <tbd> O SDIO_POW — <tbd>. I USB1_ULPI_NXT — ULPI link NXT signal. Data flow control signal from the PHY. -n.c. I ENET_RX_ER — Ethernet receive error (RMII/MII interface). PC_10[2] M5 <tbd> I/O SDIO_CMD — SD/MMC command signal. O USB1_ULPI_STP — ULPI link STP signal. Asserted to end or interrupt transfers to the PHY. I U1_DSR — Data Set Ready input for UART 1. -n.c. Table 3. Pin description …continued Symbol Reset state [1] Type Description |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |