Electronic Components Datasheet Search
  English  ▼

X  

LPC1850 Datasheet(PDF) 53 Page - NXP Semiconductors

Part # LPC1850
Description  32-bit ARM Cortex-M3 MCU; up to 200 kB SRAM; Ethernet, two High-speed USB, LCD
PDF  84 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NXP [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo NXP - NXP Semiconductors

LPC1850 Datasheet(HTML) 53 Page - NXP Semiconductors

Back Button LPC1850 Datasheet HTML 49Page - NXP Semiconductors LPC1850 Datasheet HTML 50Page - NXP Semiconductors LPC1850 Datasheet HTML 51Page - NXP Semiconductors LPC1850 Datasheet HTML 52Page - NXP Semiconductors LPC1850 Datasheet HTML 53Page - NXP Semiconductors LPC1850 Datasheet HTML 54Page - NXP Semiconductors LPC1850 Datasheet HTML 55Page - NXP Semiconductors LPC1850 Datasheet HTML 56Page - NXP Semiconductors LPC1850 Datasheet HTML 57Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 53 / 84 page
background image
LPC1850_30_20_10
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2011. All rights reserved.
Objective data sheet
Rev. 1 — 3 January 2011
53 of 84
NXP Semiconductors
LPC1850/30/20/10
32-bit ARM Cortex-M3 microcontroller
10. Static characteristics
Table 8.
Static characteristics
Tamb = −40 °C to +85 °C, unless otherwise specified.
Symbol
Parameter
Conditions
Min
Typ[1]
Max
Unit
Supply pins
VDD(IO)
I/O supply voltage
2.2
-
3.6
V
VDD(REG)(3V3)
regulator supply voltage
(3.3 V)
2.2
-
3.6
V
VDDA(3V3)
analog supply voltage
(3.3 V)
2.0
-
3.6
V
VBAT
battery supply voltage
[2] 2.2
-
3.6
V
IDD(REG)(3V3)
regulator supply current
(3.3 V)
active mode; code
while(1){}
executed from <tbd>; all
peripherals disabled
CCLK = 12 MHz; PLL
disabled
[3] -<tbd>
-mA
CCLK = 100 MHz; PLL
enabled
[3] -<tbd>
-mA
CCLK = 150 MHz; PLL
enabled
[3] -<tbd>
-mA
sleep mode
[3] -<tbd>
-mA
deep sleep mode
[3][4] -<tbd>
-
μA
power-down mode
[3][4] -<tbd>
-
μA
deep power-down mode;
RTC not running
[3] -<tbd>
-nA
IBAT
battery supply current
deep power-down mode;
RTC running
VDD(REG)(3V3) present
[5] -<tbd>
-nA
VDD(REG)(3V3) not
present
[6] -
<tbd>
-
nA
IDD(IO)
I/O supply current
deep sleep mode
[7] -<tbd>
-nA
power-down mode
[7] -<tbd>
-nA
deep power-down mode
[7] -<tbd>
-nA
IDD(ADC)
ADC supply current
deep sleep mode
[8] -<tbd>
-nA
power-down mode
[8] -<tbd>
-nA
deep power-down mode
[8] -<tbd>
-nA



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com