Electronic Components Datasheet Search
  English  ▼

X  

PCF8537 Datasheet(PDF) 18 Page - NXP Semiconductors

Part # PCF8537
Description  Industrial LCD driver for multiplex rates up to 1:8
PDF  82 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NXP [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo NXP - NXP Semiconductors

PCF8537 Datasheet(HTML) 18 Page - NXP Semiconductors

Back Button PCF8537 Datasheet HTML 14Page - NXP Semiconductors PCF8537 Datasheet HTML 15Page - NXP Semiconductors PCF8537 Datasheet HTML 16Page - NXP Semiconductors PCF8537 Datasheet HTML 17Page - NXP Semiconductors PCF8537 Datasheet HTML 18Page - NXP Semiconductors PCF8537 Datasheet HTML 19Page - NXP Semiconductors PCF8537 Datasheet HTML 20Page - NXP Semiconductors PCF8537 Datasheet HTML 21Page - NXP Semiconductors PCF8537 Datasheet HTML 22Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 18 / 82 page
background image
PCF8537
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2012. All rights reserved.
Product data sheet
Rev. 1 — 31 May 2012
18 of 82
NXP Semiconductors
PCF8537
Industrial LCD driver for multiplex rates up to 1:8
The first command sent to the device after the power-on event must be the Initialize
command (see Section 8.1.1).
After POR and before enabling the display, the RAM content should be brought to a
defined status
• by clearing it (setting it all to logic 0) or
• by writing meaningful content (for example, a graphic)
otherwise unwanted display artifacts may appear on the display.
8.2.2 RESET pin function
The RESET pin of the PCF8537 resets all the registers to their default state. The reset
state is given in Table 23. The RAM contents remain unchanged. After the reset signal is
removed, the PCF8537 will behave in the same manner as after POR. See Section 8.2.1
for details.
8.2.3 Recommended start-up sequences
This chapter describes how to proceed with the initialization of the chip in different
application modes.
(1) This time depends on the external capacitor on pin VLCD. For a capacitor of 100 nF a delay of 5 ms
to 15 ms is expected.
Fig 5.
Recommended start-up sequence when using the internal charge pump and the
internal clock signal
Wait minimum
1 ms
START
Power-on
VDD1 and
VDD2 at the
same time
013aaa632
Set VPR
register to
desired VLCD
value
Set
multiplication
factor for
charge pump
and enable it
Wait till
VLCD reaches
programmed
value(1)
Write RAM
content to be
displayed and
enable the
display
STOP
Initiate an
OTP-refresh
Initialize
command



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com