Electronic Components Datasheet Search
  English  ▼

X  

PCF8537 Datasheet(PDF) 22 Page - NXP Semiconductors

Part # PCF8537
Description  Industrial LCD driver for multiplex rates up to 1:8
PDF  82 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NXP [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo NXP - NXP Semiconductors

PCF8537 Datasheet(HTML) 22 Page - NXP Semiconductors

Back Button PCF8537 Datasheet HTML 18Page - NXP Semiconductors PCF8537 Datasheet HTML 19Page - NXP Semiconductors PCF8537 Datasheet HTML 20Page - NXP Semiconductors PCF8537 Datasheet HTML 21Page - NXP Semiconductors PCF8537 Datasheet HTML 22Page - NXP Semiconductors PCF8537 Datasheet HTML 23Page - NXP Semiconductors PCF8537 Datasheet HTML 24Page - NXP Semiconductors PCF8537 Datasheet HTML 25Page - NXP Semiconductors PCF8537 Datasheet HTML 26Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 22 / 82 page
background image
PCF8537
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2012. All rights reserved.
Product data sheet
Rev. 1 — 31 May 2012
22 of 82
NXP Semiconductors
PCF8537
Industrial LCD driver for multiplex rates up to 1:8
Remark: It is necessary to run the power-down sequence before removing the supplies.
Depending on the application, care must be taken that no other signals are present at the
chip input or output pins when removing the supplies (see Section 10). Otherwise this
may cause unwanted display artifacts. In the case of uncontrolled removal of supply
voltages the PCF8537 will not be damaged.
Remark: Static voltages across the liquid crystal display can build up when the external
LCD supply voltage (VLCD) is on while the IC supply voltage (VDD1 or VDD2) is off, or the
other way around. This may cause unwanted display artifacts. To avoid such artifacts,
VLCD, VDD1, and VDD2 must be applied or removed together.
Remark: A clock signal must always be supplied to the device when the display is active.
Removing the clock may freeze the LCD in a DC state, which is not suitable for the liquid
crystal. It is recommended to first disable the display and afterwards to remove the clock
signal.
Fig 12. Recommended power-down sequence for minimum power-down current when
using an external supplied VLCD and an external clock signal
START
Disable dis-
play by setting
bit E logic 0
Disable tem-
perature mea-
surement by
setting bit
TME logic 0
013aaa639
STOP
Bring pin CLK
to 3-state by
setting bit
OSC and bit
COE logic 0
External
clock may
be switched
off



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com