Electronic Components Datasheet Search
  English  ▼

X  

AM8530 Datasheet(PDF) 38 Page - Advanced Micro Devices

Part # AM8530
Description  Serial Communications Controller
PDF  194 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AMD [Advanced Micro Devices]
Direct Link  http://www.amd.com
Logo AMD - Advanced Micro Devices

AM8530 Datasheet(HTML) 38 Page - Advanced Micro Devices

Back Button AM8530 Datasheet HTML 34Page - Advanced Micro Devices AM8530 Datasheet HTML 35Page - Advanced Micro Devices AM8530 Datasheet HTML 36Page - Advanced Micro Devices AM8530 Datasheet HTML 37Page - Advanced Micro Devices AM8530 Datasheet HTML 38Page - Advanced Micro Devices AM8530 Datasheet HTML 39Page - Advanced Micro Devices AM8530 Datasheet HTML 40Page - Advanced Micro Devices AM8530 Datasheet HTML 41Page - Advanced Micro Devices AM8530 Datasheet HTML 42Page - Advanced Micro Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 38 / 194 page
background image
I/O Programming Functional Description
AMD
3–7
IEI
IEO
INT
INTACK
IEI
IEO
INT
INTACK
IEI
IEO
INT
INTACK
IEI
IEO
INT
INTACK
5 V
SCC
A
SCC
B
SCC
C
SCC
D
Figure 3–3. External Daisy Chain
INTERRUPT VECTOR
RECEIVER CHANNEL A
INTERRUPT
IEI
INTACK
INT
IEO
TRANSMIT CHANNEL A
INTERRUPT
IEI
INTACK
INT
IEO
EXTERNAL/STATUS
CHANNEL B INTERRUPT
IEI
INTACK
INT IEO
INTACK
IP
IE
IUS
IP
IE
IUS
IP
IE
IUS
NV
DLC
MIE
VIS
Figure 3–4. Internal Daisy Chain
Each SCC on the daisy chain uses PCLK to latch the state of the Interrupt Acknowledge
signal,
INTACK. If a Low INTACK is latched, then the present cycle is an interrupt ac-
knowledge cycle and the daisy chain determines which interrupt source is being acknowl-
edged in the following way. Any interrupt source that has an interrupt pending and is not
masked from the chain will hold its IEO line low. Similarly, sources that are currently un-
der service will also hold their IEO lines low.
All other interrupt sources make IEO follow IEI. The result is that only the highest priority,
unmasked source with an interrupt pending will have a high IEI input. This SCC will be
allowed to transfer its vector to the system bus when the
RD strobe is issued during the
interrupt acknowledge cycle.
To ensure that the daisy chain has settled by the time
RD gates the vector onto the bus,
the SCC requires a delay between falling edge of
INTACK and the falling edge of RD (AC
timing parameter #38, TdlAi(RD)). The internal daisy chain may be controlled by the MIE
bit in WR9. This bit, when reset, has the same effect as pulling the IEI Low, thus disabling
all interrupt requests.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com