Electronic Components Datasheet Search
  English  ▼

X  

DMC73C167 Datasheet(PDF) 22 Page - Daewoo Semiconductor

Part # DMC73C167
Description  8Bit Single Chip Microcontroller
PDF  90 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  DAEWOO [Daewoo Semiconductor]
Direct Link  
Logo DAEWOO - Daewoo Semiconductor

DMC73C167 Datasheet(HTML) 22 Page - Daewoo Semiconductor

Back Button DMC73C167 Datasheet HTML 18Page - Daewoo Semiconductor DMC73C167 Datasheet HTML 19Page - Daewoo Semiconductor DMC73C167 Datasheet HTML 20Page - Daewoo Semiconductor DMC73C167 Datasheet HTML 21Page - Daewoo Semiconductor DMC73C167 Datasheet HTML 22Page - Daewoo Semiconductor DMC73C167 Datasheet HTML 23Page - Daewoo Semiconductor DMC73C167 Datasheet HTML 24Page - Daewoo Semiconductor DMC73C167 Datasheet HTML 25Page - Daewoo Semiconductor DMC73C167 Datasheet HTML 26Page - Daewoo Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 22 / 90 page
background image
22
8Bit Single Chip Microcontroller
DMC73C167
4.8 Interrupt and Reset Priorities
The DMC73C167 has priority servicing of five interrupt levels and RESET. These levels
are defined as shown in Table 4-3. The TRAP instructions branch to two-byte location in a
reserved section of memory called the TRAP vector table. As shown in Figure 4-5. each trap
location stores a 16-bit address that references either the reset function (TRAP0), one of the
five interrupt service routines (TRAP1-INT1, TRAP2-INT2, TRAP3-INT3, TRAP4-INT4, TRAP5-
INT5), or a subroutine (TRAP6-23). Once the interrupt has been acknowledged, the CPU then
pushes the contents of the status register and the program counter (MSB and LSB) onto the
stack and zeros the status register, including the global interrupt Enable (I) bit.
The CPU reads an interrupt code from the interrupt logic and branches to the address
contained in the corresponding interrupt vector location in memory. The interrupt service routine
can explicitly enable nested interrupts by executing the EINT instruction to directly set the I bit
in the status register to 1, thus permitting routine is completed, it returns to the previous interrupt
service routine by executing the RETI instruction.
Table 4-3. Interrupt and Reset Priorities
Level
Name
Source
Trigger Factor
Vector
MSB
LSB
0
/Reset
External
Active Low
FFFEh
FFFFh
1
INT1
External
Falling/Rising
FFFCh
FFFDh
2
INT2_0
Timer 1
Timer 1 underflow
FFFAh
FFFBh
INT2_1
Timer 2
Timer 2 underflow
3
INT3_0
External
Falling/Rising
FFF8h
FFF9h
INT3_1
Timer 3
Timer3 underflow
4
INT4
OSD
OSD enable
FFF6h
FFF7h
5
INT5_0
External
Falling/Rising
FFF4h
FFF5h
INT5_1
12C master
Data ready from slave
INT5_2
12C slave
Slace address selected
£Ä£Á£Å£×£Ï£Ï
DAEWOO ELECTRONICS CO., LTD.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com