Electronic Components Datasheet Search
  English  ▼

X  

UM0434 Datasheet(PDF) 225 Page - STMicroelectronics

Part # UM0434
Description  The primary objective of this user?셲 manual is to describe
PDF  390 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

UM0434 Datasheet(HTML) 225 Page - STMicroelectronics

Back Button UM0434 Datasheet HTML 221Page - STMicroelectronics UM0434 Datasheet HTML 222Page - STMicroelectronics UM0434 Datasheet HTML 223Page - STMicroelectronics UM0434 Datasheet HTML 224Page - STMicroelectronics UM0434 Datasheet HTML 225Page - STMicroelectronics UM0434 Datasheet HTML 226Page - STMicroelectronics UM0434 Datasheet HTML 227Page - STMicroelectronics UM0434 Datasheet HTML 228Page - STMicroelectronics UM0434 Datasheet HTML 229Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 225 / 390 page
background image
Instruction pipeline and execution timing
UM0434
226/391
8.7.1
SPE and embedded Floating-Point instruction timing
The tables in this section show instruction timing for SPE and embedded floating-point APU
instructions. Pipelined instructions are shown with cycles of total latency and throughput
cycles. Divide instructions are not pipelined and block other instructions from executing
during divide execution.
Instruction pipelining is affected by the possibility of a floating-point instruction generating an
exception. A load or store class instruction that follows an SPE FPU instruction stalls until it
can be ensured that no previous instruction can generate a floating-point exception. This
determination is based on which floating-point exception enable bits are set (FINVE,
FOVFE, FUNFE, FDBZE, and FINXE) and at what point in the FPU pipeline an exception
can be guaranteed to not occur. Invalid input operands are detected in the first stage of the
pipeline, while underflow, overflow, and inexactness are determined later in the pipeline.
Best overall performance occurs when either floating-point exceptions are disabled, or when
load and store class instructions are scheduled such that previous floating-point instructions
have already resolved the possibility of exceptional results.
SPE integer simple instructions timing
Instruction timing for SPE integer simple instructions is shown in
Table 159. The table is
sorted by opcode. These instructions are issued as a pair of operations.
stwu, e_stwu
1
None
Aligned
stwux
1
None
Aligned
stwx
1
None
Aligned
subfc[o][.]1
None
subfe[o][.]1
None
subfic, e_subfic[.], se_subi[.]1
None
subfme[o][.]1
None
subfze[o][.]1
None
subf[o][.], se_subf, se_sub
1None
tw
3None
twi
3None
wrtee
2
Completion
wrteei
2
Completion
xori, e_xori[.]1
None
xoris
1None
xor[.]1
None
Table 158.
Instruction timing by mnemonic (continued)
Mnemonic
Latency Serialization
Comments



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com