 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
AFE4403 Datasheet(PDF) 33 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
AFE4403 Datasheet(HTML) 33 Page - Texas Instruments |
|
|
33 / 97 page  AFE4403 www.ti.com SBAS650B – MAY 2014 – REVISED JULY 2014 Note that the device does not restrict the values in these registers; thus, the start and end edges can be positioned anywhere within the pulse repetition period. Care must be taken by the user to program suitable values in these registers to avoid overlapping the signals and to make sure none of the edges exceed the value programmed in the PRP register. Writing the same value in the start and end registers results in a pulse duration of one clock cycle. The following steps describe the timer sequencing configuration: 1. With respect to the start of the PRP period (indicated by timing instant t0 in Figure 48), the following sequence of conversions must be followed in order: convert LED2 → LED2 ambient → LED1 → LED1 ambient. 2. Also, starting from t0, the sequence of sampling instants must be staggered with respect to the respective conversions as follows: sample LED2 ambient → LED1 → LED1 ambient → LED2. 3. Finally, align the edges for the two LED pulses with the respective sampling instants. Table 2. Clock Edge Mapping to SPI Registers TIME INSTANT (See Figure 48 and EXAMPLE(2) Figure 49)(1) DESCRIPTION CORRESPONDING REGISTER ADDRESS AND REGISTER BITS (Decimal) t0 Start of pulse repetition period No register control — t1 Start of sample LED2 pulse LED2STC[15:0], register 01h 6050 t2 End of sample LED2 pulse LED2ENDC[15:0], register 02h 7998 t3 Start of LED2 pulse LED2LEDSTC[15:0], register 03h 6000 t4 End of LED2 pulse LED2LEDENDC[15:0], register 04h 7999 t5 Start of sample LED2 ambient pulse ALED2STC[15:0], register 05h 50 t6 End of sample LED2 ambient pulse ALED2ENDC[15:0], register 06h 1998 t7 Start of sample LED1 pulse LED1STC[15:0], register 07h 2050 t8 End of sample LED1 pulse LED1ENDC[15:0], register 08h 3998 t9 Start of LED1 pulse LED1LEDSTC[15:0], register 09h 2000 t10 End of LED1 pulse LED1LEDENDC[15:0], register 0Ah 3999 t11 Start of sample LED1 ambient pulse ALED1STC[15:0], register 0Bh 4050 t12 End of sample LED1 ambient pulse ALED1ENDC[15:0], register 0Ch 5998 LED2CONVST[15:0], register 0Dh t13 Start of convert LED2 pulse 4 Must start one AFE clock cycle after the ADC reset pulse ends. t14 End of convert LED2 pulse LED2CONVEND[15:0], register 0Eh 1999 ALED2CONVST[15:0], register 0Fh t15 Start of convert LED2 ambient pulse 2004 Must start one AFE clock cycle after the ADC reset pulse ends. t16 End of convert LED2 ambient pulse ALED2CONVEND[15:0], register 10h 3999 LED1CONVST[15:0], register 11h t17 Start of convert LED1 pulse 4004 Must start one AFE clock cycle after the ADC reset pulse ends. t18 End of convert LED1 pulse LED1CONVEND[15:0], register 12h 5999 ALED1CONVST[15:0], register 13h t19 Start of convert LED1 ambient pulse 6004 Must start one AFE clock cycle after the ADC reset pulse ends. t20 End of convert LED1 ambient pulse ALED1CONVEND[15:0], register 14h 7999 t21 Start of first ADC conversion reset pulse ADCRSTSTCT0[15:0], register 15h 0 t22 End of first ADC conversion reset pulse(3) ADCRSTENDCT0[15:0], register 16h 3 t23 Start of second ADC conversion reset pulse ADCRSTSTCT1[15:0], register 17h 2000 End of second ADC conversion reset t24 ADCRSTENDCT1[15:0], register 18h 2003 pulse(3) t25 Start of third ADC conversion reset pulse ADCRSTSTCT2[15:0], register 19h 4000 t26 End of third ADC conversion reset pulse(3) ADCRSTENDCT2[15:0], register 1Ah 4003 t27 Start of fourth ADC conversion reset pulse ADCRSTSTCT3[15:0], register 1Bh 6000 t28 End of fourth ADC conversion reset pulse(3) ADCRSTENDCT3[15:0], register 1Ch 6003 t29 End of pulse repetition period PRPCOUNT[15:0], register 1Dh 7999 (1) Any pulse can be set to zero width by making its start value higher than the end value. (2) Values are based off of a pulse repetition frequency (PRF) = 500 Hz and duty cycle = 25%. (3) See Figure 49, note 2 for the effect of the ADC reset time crosstalk. Copyright © 2014, Texas Instruments Incorporated Submit Documentation Feedback 33 Product Folder Links: AFE4403 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
