Electronic Components Datasheet Search
  English  ▼

X  

Z80 Datasheet(PDF) 144 Page - Zilog, Inc.

Part # Z80
Description  Z80 CPU PERIPHERALS
PDF  330 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ZILOG [Zilog, Inc.]
Direct Link  http://www.zilog.com
Logo ZILOG - Zilog, Inc.

Z80 Datasheet(HTML) 144 Page - Zilog, Inc.

Back Button Z80 Datasheet HTML 140Page - Zilog, Inc. Z80 Datasheet HTML 141Page - Zilog, Inc. Z80 Datasheet HTML 142Page - Zilog, Inc. Z80 Datasheet HTML 143Page - Zilog, Inc. Z80 Datasheet HTML 144Page - Zilog, Inc. Z80 Datasheet HTML 145Page - Zilog, Inc. Z80 Datasheet HTML 146Page - Zilog, Inc. Z80 Datasheet HTML 147Page - Zilog, Inc. Z80 Datasheet HTML 148Page - Zilog, Inc. Next Button
Zoom Inzoom in Zoom Outzoom out
 144 / 330 page
background image
<%27 2GTKRJGTCNU
7UGT /CPWCN
UM008101-0601
Direct Memory Access

Variable Timing
The timing on the RD,WR,MREQ,and IORQ lines can be varied indepen-
dently for either port by programming the WR1 and/or WR2 register groups.
When programming memory-to-I/O, I/O-to-memory, or I/O-to-I/O
sequential transfers or transfer/searches, the IORQ line must be programmed
in a specific way. See “Variable Cycle (Port A)” on page 96.
Enabling the DMA
The last command written to the DMA before an operation occurs must be
the ENABLE DMA command, or WR3 bit 6 = 1, which is equivalent. Only
this command makes the DMA operate. If all other conditions for operation
are satisfied at the time of enabling (for example, the Ready line is active)
the DMA begins immediately. In an interrupt service routine, the ENABLE
DMA
command must be the last DMA command written before the return
from-interrupt instruction. Other instructions usually follow the ENABLE
DMA
command in the service routine before the RETI instruction is
executed, but none of these commands affect the DMA.
Reading Status
These two commands allow the CPU to read DMA status:
READ STATUS BYTE
Causes the next CPU read of the DMA to access the status byte. Every time
the status byte is to be read, the READ STATUS BYTE command must first be
written.
INITIATE READ SEQUENCE
Causes the next CPU read of the DMA to access the first status register
specified as readable by the read mask. Subsequent reads of the DMA,
which must complete the sequence of all designated readable registers, do
not require write commands. Reading of the sequence of registers must be



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com