Electronic Components Datasheet Search
  English  ▼

X  

Z80 Datasheet(PDF) 208 Page - Zilog, Inc.

Part # Z80
Description  Z80 CPU PERIPHERALS
PDF  330 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ZILOG [Zilog, Inc.]
Direct Link  http://www.zilog.com
Logo ZILOG - Zilog, Inc.

Z80 Datasheet(HTML) 208 Page - Zilog, Inc.

Back Button Z80 Datasheet HTML 204Page - Zilog, Inc. Z80 Datasheet HTML 205Page - Zilog, Inc. Z80 Datasheet HTML 206Page - Zilog, Inc. Z80 Datasheet HTML 207Page - Zilog, Inc. Z80 Datasheet HTML 208Page - Zilog, Inc. Z80 Datasheet HTML 209Page - Zilog, Inc. Z80 Datasheet HTML 210Page - Zilog, Inc. Z80 Datasheet HTML 211Page - Zilog, Inc. Z80 Datasheet HTML 212Page - Zilog, Inc. Next Button
Zoom Inzoom in Zoom Outzoom out
 208 / 330 page
background image
<%27 2GTKRJGTCNU
7UGT /CPWCN
UM008101-0601
Parallel Input/Output

In addition to the automatic power-on reset, the PIO can be reset by
applying an M1 signal without the presence of a RD or IORQ signal. If no
RD or IORQ is detected during M1, the PIO enters the reset state immedi-
ately after the M1 signal goes inactive. This reset allows a single external
gate to generate a reset without a power-down sequence. The 40-pin pack-
aging requires this routine.
When the PIO enters the internal reset state, it is held there until the PIO
receives a control word from the CPU.
Loading The Interrupt Vector
The PIO is designed to operate with the Z80 CPU using the Mode 2 inter-
rupt response. This mode requires that an interrupt vector be supplied by
the interrupting device. This vector is used by the CPU to form the address
for the interrupt service routine of that port. This vector is placed on the
Z80 data bus during an interrupt acknowledge cycle by the highest priority
device requesting service at that time. (Refer to the Z80 CPU User’s
Manual Section for details on how an interrupt is serviced by the CPU).
The interrupt vector is loaded to the PIO by writing a control word to the
appropriate PIO port using the following format:
D0 functions as a flag bit, which when Low, loads V7 through V1 to the
vector register. At interrupt acknowledge, the vector of the interrupting port
appears on the Z80 data bus exactly as illustrated in the diagram above.
Signifies this Control Word
is an Interrupt Vector
V7
V6
V5
V4
D7
D6
D5
D4
D3
D0
D2
D1
V3
V2
V1
0



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com