Electronic Components Datasheet Search
  English  ▼

X  

Z80 Datasheet(PDF) 252 Page - Zilog, Inc.

Part # Z80
Description  Z80 CPU PERIPHERALS
PDF  330 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ZILOG [Zilog, Inc.]
Direct Link  http://www.zilog.com
Logo ZILOG - Zilog, Inc.

Z80 Datasheet(HTML) 252 Page - Zilog, Inc.

Back Button Z80 Datasheet HTML 248Page - Zilog, Inc. Z80 Datasheet HTML 249Page - Zilog, Inc. Z80 Datasheet HTML 250Page - Zilog, Inc. Z80 Datasheet HTML 251Page - Zilog, Inc. Z80 Datasheet HTML 252Page - Zilog, Inc. Z80 Datasheet HTML 253Page - Zilog, Inc. Z80 Datasheet HTML 254Page - Zilog, Inc. Z80 Datasheet HTML 255Page - Zilog, Inc. Z80 Datasheet HTML 256Page - Zilog, Inc. Next Button
Zoom Inzoom in Zoom Outzoom out
 252 / 330 page
background image
<%27 2GTKRJGTCNU
7UGT /CPWCN
UM008101-0601
Serial Input/Output
232
Asynchronous Transmit
The Transmit Data output (TxD) is held marking (High) when the trans-
mitter has no data to send. Under program control, the Send Break (WR5,
D4) command can be issued to hold TxD spacing (Low) until the
command is cleared.
The Z80 SIO automatically adds the start bit, the programmed parity bit
(odd, even, or no parity), and the programmed number of stop bits to the
data character to be transmitted. When the character length is six or seven
bits, the unused bits are automatically ignored by the Z80 SIO. If the char-
acter length is five bits or less, refer to the table in the Write Register 5
description (Z80 SIO Programming section) for the data format.
Serial data is shifted from TxD at a rate equal to 1, 1/16th, 1/32nd, or 1/64th
of the clock rate supplied to the Transmit Clock input TxC Serial data is
shifted out on the falling edge of TxC.
If set, the External/Status Interrupt mode monitors the status of DCD,CTS,
and SYNC throughout the transmission of the message. If these inputs
change for a period of time greater than the minimum specified pulse
width, the interrupt is generated. In a transmit operation, this feature is used
to monitor the modem control signal CTS.
Table 3. Contents of Write Registers 3, 4, and 5 in Asynchronous Modes
Bit 7
Bit 6
Bit 5
Bit 4 Bit 3
Bit 2
Bit 1
Bit 0
WR3 00= Rx 5Bits/Char
10 = Rx 6 Bits/Char
01 = Rx 7 Bits/Char
11 = Rx8Bits/Char
Auto
Enables
00
0
0
Rx
Enable
WR4 00 = x1 Clock Mode
01 = x16 Clock Mode
10 = x32 Clock Mode
11 = x64 Clock Mode
00
00 = Not Used
01 = 1 Stop Bit/Char
10 = 1-1/2 Stop Bits/
Char
11 = 2 Stop Bits/Char
Even/
Odd
Parity
Parity
Enable



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com