| Electronic Components Datasheet Search |
|
Z80 Datasheet(PDF) 319 Page - Zilog, Inc. |
|
|
|||||||||||||||||||||||||||||
Z80 Datasheet(HTML) 319 Page - Zilog, Inc. |
|
319 / 330 page ![]() Z80 CPU Peripherals User Manual UM008101-0601 Serial Input/Output 299 Figure 123. Read Register 1 Parity Error (D4) When parity is enabled, this bit is set for those characters whose parity does not match the programmed sense (even/odd). The bit is latched, so when an error occurs, the bit remains set until given the Error Reset command (WR0). Receive Overrun Error (D5) This bit indicates that more than three characters have been received without a read from the CPU. Only the character that has been written over is flagged with this error, but when this character is read, the error condition is latched until reset by the Error Reset command. If Status Affects Vector is enabled, the character that has been overrun interrupts with a Special Receive Condition vector. 10 0 01 0 11 0 00 1 10 1 01 1 11 1 00 0 Parity Error Rx Overrun Error CRC/Framing Error End-of-Frame (SDLC) D7 D6 D5 D4 D3 D2 D1 D0 *Residue Data for Eight Rx Bits/Character Programmed All Sent IField Bits in Previous Byte 0 0 0 0 0 0 1 2 I Field Bits in Second Previous Byte 3 4 5 6 7 8 8 8 * |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |