PCM5252 datasheet(5/119 Pages) TI1

5 / 119 page

PCM5252

www.ti.com

SLASE63 – NOVEMBER 2014

Pin Assignments (continued)

Table 1. PCM5252 Pin Functions (continued)

MODE, NAME

I/O

DESCRIPTION

I2C

SPI

VCOM output (Optional mode selected by register; default setting is VREF

VCOM

I2C, SPI mode.) When in VREF mode (default), this pin ties to GND. When in VCOM

mode, decoupling capacitor to GND is required.

DEMP

DEMP: De-emphasis control for 44.1kHz sampling rate: Off (Low) / On (High)

SDA

I/O

I2C

Data for I2C(2)(1)

MOSI

SPI

Input data for SPI(1)

ATT2

Digital gain and attenuation control pin

SCL

I2C

Input clock for I2C(1)

SPI

Input clock for SPI(1)

ATT1

Digital gain and attenuation control pin

GPIO5

I2C, SPI General purpose digital input and output port (3)

I/O

ATT0

Digital gain and attenuation control pin

GPIO4

I2C, SPI General purpose digital input and output port (3)

I/O

I2S Master clock select pin : Master (High) BCK/LRCK outputs, Slave (Low)

MAST

BCK/LRCK inputs

GPIO3

I2C, SPI General purpose digital input and output port (3)

I/O

AGNS

Analog gain selector : 0dB 2VRMS output (Low), -6dB 1VRMS output (High)

ADR2

I2C

2nd LSB address select bit for I2C(3)

I/O

GPIO2

SPI

General purpose digital input and output port (3)

GPO

General Purpose Output (Low level)

Mode control selection pin(1)

MODE1 = Low, MODE2 = Low : Hardwired modeReserved

MODE1

MODE1 = Low, MODE2 = High: I2C mode

MODE1 = High: SPI mode

MODE2

I2C, HW MODE2 (See definition in Mode 1 description)

SPI

MS pin (chip select for SPI)

GPIO6

I/O

I2C, SPI General purpose digital input and output port

FLT

Filter select : Normal latency (Low) / Low latency (High)

SCK

System clock input(1)

BCK

I/O

Audio data bit clock input (slave) or output (master)(1)

DIN

Audio data input(1)

No connect

LRCK

I/O

Audio data word clock input (slave) or output (master)(1)

ADR1

I2C

LSB address select bit for I2C

MISO

Primary output data for SPI readback. Secondary; general purpose digital

I/O

SPI

(GPIO1)

input/output port controlled by register

FMT

Audio format selection : I2S (Low) / Left justified (High)

(2)

Open-drain configuration in out mode.

(3)

Internal Pulldown

Submit Documentation Feedback

Product Folder Links: PCM5252

PCM5252 Datasheet(PDF) 5 Page - Texas Instruments

PCM5252 Datasheet(HTML) 5 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL