Electronic Components Datasheet Search
  English  ▼

X  

Preview PDF HTML

PC87303 Datasheet(PDF) 105 Page - National Semiconductor (TI)

[Old version datasheet] Texas Instruments acquired National semiconductor.
Part # PC87303
Description  PC87303VUL SuperI/OTM Sidewinder Lite Floppy Disk Controller, Keyboard Controller, Real-Time Clock, Dual UARTs, IEEE 1284 Parallel Port, and IDE Inter
PDF  114 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NSC [National Semiconductor (TI)]
Direct Link  http://www.national.com
Logo NSC - National Semiconductor (TI)

PC87303 Datasheet(HTML) 105 Page - National Semiconductor (TI)

Back Button PC87303 Datasheet HTML 101Page - National Semiconductor (TI) PC87303 Datasheet HTML 102Page - National Semiconductor (TI) PC87303 Datasheet HTML 103Page - National Semiconductor (TI) PC87303 Datasheet HTML 104Page - National Semiconductor (TI) PC87303 Datasheet HTML 105Page - National Semiconductor (TI) PC87303 Datasheet HTML 106Page - National Semiconductor (TI) PC87303 Datasheet HTML 107Page - National Semiconductor (TI) PC87303 Datasheet HTML 108Page - National Semiconductor (TI) PC87303 Datasheet HTML 109Page - National Semiconductor (TI) Next Button
Zoom Inzoom in Zoom Outzoom out
 105 / 114 page
background image
100 Electrical Characteristics (Continued)
1028 DMA Timing
10281 FDC
Symbol
Parameter
Min
Max
Units
tKI
FDACK Inactive Pulse Width
25
ns
tKK
FDACK Active Pulse Width
65
ns
tKQ
FDACK Active Edge to FDRQ Inactive
65
ns
tQK
FDRQ to FDACK Active Edge
10
ns
tQP
FDRQ Period (except Non-Burst DMA) (Note 3)
8 x tDRP
m
s
tQQ
FDRQ Inactive Non-Burst Pulse Width
300
400
ns
tQR
FDRQ to RD or WR Active
15
ns
tQW
FDRQ to End of RD WR (Notes 2 3)
(8xtDRP) b(16xtICP)
m
s
(FDRQ Service Time)
tQT
FDRQ to TC Active (Notes 2 3)
(8 x tDRP) b(16xtICP)
m
s
(FDRQ Service Time)
tRQ
RD WR Active Edge to FDRQ Inactive
65
ns
(Note 1)
tTQ
TC Active Edge to FDRQ Inactive
75
ns
tTT
TC Active Pulse Width
50
ns
Note 1
The active edge of RD or WR and TC is recognized only when FDACK is active
Note 2
Values shown are with the FIFO disabled or with FIFO enabled and THRESH e 0 For nonzero values of THRESH add (THRESHx8xtDRP) to the values
shown
Note 3
tDRP and tICP are defined in Table 10-1
TLC12074 – 68
FIGURE 10-12a FDC DMA Timing
105



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com