| Electronic Components Datasheet Search |
|
TAS5721 Datasheet(PDF) 43 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
TAS5721 Datasheet(HTML) 43 Page - Texas Instruments |
|
43 / 78 page ![]() 43 TAS5721 www.ti.com SLOS739A – JULY 2012 – REVISED MARCH 2016 Product Folder Links: TAS5721 Submit Documentation Feedback Copyright © 2012–2016, Texas Instruments Incorporated Register Maps (continued) Table 4. Serial Control Interface Register Summary (continued) SUBADDRESS REGISTER NAME NO. OF BYTES CONTENTS DEFAULT VALUE 0xF8 Device address enable register 4 Write F9 A5 A5 A5 in this register to enable write to device address update (0xF9) 0x0000 0000 0xF9 Device address Update Register 4 u[31:8], New Dev Id[7:1] , ZERO[0] (New Dev Id (7:1) defines the new device address 0X0000 0036 0xFA–0xFF 4 Reserved(1) 0x0000 0000 (1) Reserved registers should not be accessed. (2) Default values are in bold. (3) Only available for 44.1-kHz and 48-kHz rates. (4) Rate only available for 32/44.1/48-kHz sample rates (5) Not available at 8 kHz 9.6.1 Clock Control Register (0x00) The clocks and data rates are automatically determined by the TAS5721. The clock control register contains the auto-detected clock status. Bits D7–D5 reflect the sample rate. Bits D4–D2 reflect the MCLK frequency. The device accepts a 64 fS or 32 fS SCLK rate for all MCLK ratios, but accepts a 48 fS SCLK rate for MCLK ratios of 192 fS and 384 fS only. Table 5. Clock Control Register (0x00) D7 D6 D5 D4 D3 D2 D1 D0 FUNCTION 0 0 0 – – – – – fS = 32-kHz sample rate 0 0 1 – – – – – Reserved(1) 0 1 0 – – – – – Reserved(1) 0 1 1 – – – – – fS = 44.1/48-kHz sample rate (2) 1 0 0 – – – – – fs = 16-kHz sample rate 1 0 1 – – – – – fs = 22.05/24-kHz sample rate 1 1 0 – – – – – fs = 8-kHz sample rate 1 1 1 – – – – – fs = 11.025/12-kHz sample rate – – – 0 0 0 – – MCLK frequency = 64 × fS (3) – – – 0 0 1 – – MCLK frequency = 128 × fS (3) – – – 0 1 0 – – MCLK frequency = 192 × fS (4) – – – 0 1 1 – – MCLK frequency = 256 × fS (2) (5) – – – 1 0 0 – – MCLK frequency = 384 × fS – – – 1 0 1 – – MCLK frequency = 512 × fS – – – 1 1 0 – – Reserved(1) – – – 1 1 1 – – Reserved(1) – – – – – – 0 – Reserved(1) (2) – – – – – – – 0 Reserved(1) (2) 9.6.2 Device ID Register (0x01) The device ID register contains the ID code for the firmware revision Table 6. Device ID Register (0x01) D7 D6 D5 D4 D3 D2 D1 D0 FUNCTION 0 0 0 0 0 0 0 0 Identification code |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |